



"TRW CPUAX SuperChip"

by A.M. Miscione, R.V. Alemeida, H.J. Hennecke and R.A. Mann

TRW
Electronics and Technology Division
One Space Park
Mail Stop D1/2022
Redondo Beach, CA 90278
(213)812-5674

Sponsor: Department of the Navy
Space and Naval Warfare Systems Command
Washington, DC 20360
Contract No. N00039-85-C-0111

A304 07/26/91 01



Contents:	Introduction
	Wafer-Scale Integration Approach
	CPUAX Architecture
	CPUAX Manufacture
	CPUAX Yield & Performance
	NeXT Computer Insertion
	Summary

Introduction

► VHSIC Phase II Program


- 1985/1991 Start/Completion
- Motorola/TRW Team
- Submicron CMOS Technology
- Central Processor Unit - Arithmetic Extended (CPUAX) SuperChip
- Three Support Chips - Universal Processor, Microcontrol Unit & Bus Interface Unit

► Objectives

- Monolithic Wafer-Scale Integration
- $0.5\mu\text{m}$ CMOS Process
- 100 MHz Clock Rate
- Functional Throughput Rate 10^{13} gate-Hz/cm²
- Built-In Self-Test (BIST)
- On-Chip Redundancy & Programmable Reconfigurability

AMM 07/2001 01

Evolution Of Digital Electronics



Software Reconfigurable Monolithic WSI Approach

► Redundant VLSI Sparing

- Macrocells are functional building blocks
- Macros sets contain N macrocells
- K of N macrocell sparing to provide high yield

► Triple Modular Redundant (TMR) Interconnect


- Macros sets communicate through TMR interconnect
- Logically equal wires separated and voted

► Built-In Self-Test

- Initiates, controls, monitors macrocell and interconnect tests
- Configures SuperChip at system power-up

ADM 07/26/91 01


K of N Macrocell Sparing



K - Number of macrocells
in a macroset


N - Minimum number of
macrocells required
for functionality

Triple Modular Redundant Interconnect




AMM 07/26/91 07

Built-In Self-Test Features




CPUAX SuperChip Features




- 0.5 μm LOCOS CMOS
- 142 macrocells
 - 61 active macrocells (81 redundant)
 - 4.1 M devices with 1.7 M active
- 1.5 in. x 1.6 in. die size
- 8.5 W nominal power dissipation
- 275 I/O pins

- Executes digital signal processing algorithms
 - Dual floating point ALUs }
 - Dual floating point MACs }
 - (MIL-STD-1750A format)
- 4 KW x 39-bit table memory (32-bit data + 7-bit SECDED)
- Six storage elements (each 16 words x 32 bits)
- 200 MFLOPS maximum throughput
- External interface to data memory
 - AG control with two 32-bit input and output ports
- Instruction code provided by external control memory
- Supports built-in self-test functions




A304 07/26/91 09

CPUAX SuperChip System Architecture




- Typical CPU architecture with the CPUAX as the processing node
- CPUAX will support an I/O bandwidth of 200 million words per second (MWps)
 - Optimized for dual-port data memory

Support Software Environment




AMH 07/26/91 11

0.5μm CMOS Technology




CPUAX Fabrication Techniques



CPUAX Wafer Layout




CPUAX
Exposure
Fields




Ultratech 1500 Reticle

AMM 07/26/91 13

Optical Stepper Interfield Boundary Stitching Accuracy




Horizontal error (μm)




Vertical error (μm)

CPUAX SuperChip Assembly




AMDA 07/26/91 15

CPUAX SuperChip Probe Test




- Custom Rucker & Kolls Probe Card
- 360 Pin Probe Card
 - 286 Signal Pins
 - 50 Edge Power/Ground Pins
 - 24 Internal Power/Ground Pins
- 4.8 x 4.8 cm Opening

Spare Macrocell Yield (Lot CX-4)




AMM 07/26/91 17


Cumulative Transistor Yield (Lot CX-4)



Pareto Yield Analysis (Lot CX-4)


A304 07/26/91 19


CPUAX Power Performance (S/N 022)




CPUAX Enables High Performance Signal Processor for NeXT Computer

TRW



NeXT Workstation



- CPUAX-based vector co-processor board
- Targeted at computationally intensive, high throughput signal processing applications
- Form, fit and function compatible with NeXT computer
- Provides hardware and application code development environment for CPUAX insertions

Performance

- 50 million floating point operations per second at 25 MHz
- 32 bit floating point/24 bit integer with multiple precision support
- 256K byte scratch pad memory with dedicated read and write address generators
- 8M byte I/O buffer memory
- Microcontrol unit with 4K instruction memory
- On-board bootup/configuration logic

ABD4 07/26/91 21

TRW

Summary

- Demonstrated the design of a software-reconfigurable monolithic wafer-scale integration circuit
- Developed a $0.5\mu\text{m}$ CMOS technology capable yielding high transistor count circuits ($>1.5\text{M}$) and sustaining high clock rates (100 MHz)
- CPUAX can provide high throughput (200 MFLOPs) for general purpose signal processing for a variety of system applications
- Yield enhancements can be made through improved macrocell sparing and control over single point induced failures in nonredundant I/O circuitry
- The CPUAX has been demonstrated as a coprocessor element in the NeXT computer work station