

MIPS R4000 Technical Overview

64 Bits/100 MHz or Bust

Earl Killian

August 2, 1991

1




Overview

- Integrated I and D primary caches (8K->32K).
- Improved pipeline (<1/2 # of gates/cycle).
- Flexible system and secondary cache interface.
- Integrated floating point.
- Multi-processor support.
- 64 bit Integer Datapath and 64 bit TLB.



R4000 Block Diagram



August 2, 1991

3



R4000 Technology

- 1.0 micron CMOS technology.
- 2 Layer Metal technology.
- 1.3 Million transistors.
- 100 MHz internal clock.


August 2, 1991

4



1.7

MIPS R3000 Pipeline




August 2, 1991

5




MIPS R3000 Pipeline



1 R3000 System Clock (~30 ns, 1990)



MIPS R4000 Pipeline




August 2, 1991

7



MIPS R4000 Pipeline



1 R4000 System Clock (~20 ns, 1991)



August 2, 1991

8



1.9

R3000 vs. R4000 Pipeline Details




August 2, 1991


9



R3000 vs. R4000 Cache Access



R3000 vs. R4000: Address Translation




August 2, 1991

11



R3000 vs. R4000: Other operations




August 2, 1991

12



1.11

R3000 vs. R4000: ALU operations




August 2, 1991


13



Hypothetical MIPS Superscalar Pipeline



MIPS R3000 Branch Delay





- One Branch Delay Cycle
- MIPS Architectural Branch Delay

August 2, 1991

15



R4000 v.s. Superscalar: Branch Delay




August 2, 1991

16



1.13

MIPS R3000 Load Delay





- One Load Delay Cycle
- MIPS Architectural Load Delay

August 2, 1991

17



R4000 v.s. Superscalar: Load Delay



R3000, R4000 v.s. Superscalar: Dependent ALU ops

I	R	A	M	W	
	I	R	A	M	W

AD = 0

IF	IS	RF	EX	DF	DS	TC	WB
IF	IS	RF	EX	DF	DS	TC	WB

AD = 0

I	R	A	M	W	
I	R	A	M	W	
	I	R	A	M	W
	I	R	A	M	W

AD = 0 or 1

August 2, 1991

19




R4000 v.s. Superscalar: Other Issues

- R4000 can issue twice as many load/store insts.
- Fewer functional units required.
- Simpler pipeline controller.
- Fewer requirements on compiler .


R4000 Configurations

SMALL



August 2, 1991

MEDIUM




21



R4000 Configurations

LARGE



- 64 bit wide System Interface for Addr/Data.
- Configurable clock divisors.
- Configurable transmit/receive data patterns.
- Overlapped operation for write back secondary cache systems.

August 2, 1991

23



Configurable Clock Rates for 50 MHz interface



Configurable Transmit/Receive Patterns




August 2, 1991

25



Overlapped Operation v.s. Non-Overlapped Operation



- Third Generation RISC.
Integrated Caches.
Integrated Floating Point.
64-Bit Datapath and TLB.
- Pipeline chosen for performance and economy.
- Flexible system interface for wide range of applications.