



R6000 Microprocessor RC6280 Compute Server

George Taylor

Slide 1
August 20, 1990



Outline

1. RC6280 System Overview
2. Technology
3. R6000 Chip Set
4. Cache Organization
5. Performance
6. Future Directions

Slide 2
August 20, 1990



Design Goals

- Fastest complete system for \$150,000
- Single-board processor
- Highly integrated VLSI chip set
- I/O and memory commensurate with processor
- Compatible with user-level R2000 instruction set

Slide 3
August 20, 1990



RC6280 Performance / Expansibility

- 50 VUPS (VAX Units of Performance) @ 60 MHz
- 9 double precision Linpack megaflops (compiled)
- 240 megabytes/sec (peak) backplane bandwidth
- one to six VME busses
- 1 gigabyte main memory with 4 megabit chips

Slide 4
August 20, 1990




RC6280 Architectural Features

- Two level cache
- 36-bit physical address
- R2000 instruction set with enhancements
 - Load/Store double floating-point
 - Synchronization (load-locked, store-conditional)


Slide 5
August 20, 1990



RC6280 System Block Diagram



CPU Board Placement



Slide 7
August 20, 1990



Technology Overview


- ECL VLSI using standard cell design methodology
- Small, fast ECL gate arrays for VLSI to cache interconnect
- 8 ns 4Kx4 and 16Kx4 primary cache RAMs (ECL, BiCMOS)
- 15 ns 64Kx1 secondary cache RAMs (BiCMOS)
- All components designed for air-cooling at 400 LFM (45° C rise)
- VLSI devices packaged in 259-pin ceramic PGAs
- 100K temperature compensated signal levels
- Buried termination resistors to reduce stubs at PGAs

Slide 8
August 20, 1990



R6000 Chip Set

- four VLSI chips -- CPU, FPC, FMPY, Bus
- tightly coupled CPU/FPC interface
- system bus completely defined by Bus chip
- on-chip address translation and cache control



Slide 9
August 20, 1990



R6000 Chip Set Physical Parameters

	<i>R6000 CPU</i>	<i>R6010 FPC</i>	<i>R6020 Bus</i>
die size (mm)	9.9x10.1	9.9x9.6	9.4x9.6
power	23W	20W	20W
transistor count	89K	88K	91K
resistor count	54K	54K	66K
number of cells	4468	4238	4002
signal pins	184	173	155
package pins	259	259	259

Slide 10
August 20, 1990




Cache Organization

- two-level cache (64K I, 16K D, 512K Secondary)
- separate primary caches, combined secondary cache
- virtually indexed primary, physically indexed secondary
- virtual tags on both caches
- on-chip TLB slice, in-cache full TLB
- entire design requires only six banks of RAM

Slide 11
August 20, 1990



Processor Block Diagram



Slide 12
August 20, 1990



Primary Caches

- Primary instruction cache
 - direct mapped
 - 8-word line size
 - refill -- 10 cycles and restart
- Primary data cache
 - write-through
 - 2-word line size
 - refill -- 1 cycle and restart
- Virtual addresses and virtual tags (including PID)
- Shared tag -- pretest mechanism

Slide 13
August 20, 1990



Secondary Cache

- 512 Kbytes - 2 Megabytes
- two-way set associative
- physical addresses, virtual tags (including PID)
- 32-word line size
- write-back
- two cycle access to each side
- ping-pong for block transfers at one word per cycle
- refill -- 65 to 80 cycles

Slide 14
August 20, 1990



Secondary Cache Lines

	Bank 0	Bank 1
Word 0	Set 0	Set 1
Word 1	Set 1	Set 0
Word 2	Set 0	Set 1
Word 3	Set 1	Set 0
Word 4	Set 0	Set 1
Word 5	Set 1	Set 0
Word 31	Set 1	Set 0

Slide 15
August 20, 1990




Address Translation


- no translation to primary caches
- physical index to secondary cache is simpler for OS
- 6-bit wide TLB slices in CPU-- separate instruction and data
- TLB and physical tags held in reserved portion of secondary cache
- full-width TLB read only after secondary cache miss

Slide 16
August 20, 1990






Slide 17
August 20, 1990



Slide 18
August 20, 1990



Secondary Cache Organization



Slide 19
August 20, 1990





Secondary Cache Miss Sequence

- detect virtual miss
- read TLB entry
- check for TLB miss
- check for TLB slice miss
- read physical tags -- compare with TLB entry to detect physical hit

Slide 20
August 20, 1990



RC6280 Performance: SPEC Rating - 42.5 SPECmarks



Future Directions

- | | |
|-----------------------------------|----------------------------|
| • Faster transistors | Single chip CPU/FPU |
| • Smaller metal and via pitches | Wider data paths to cache |
| • More layers of metal | Highly integrated caches |
| • Lower capacitance | Deeper pipeline |
| • Multiple voltages (GND, -5, -2) | Multiple instruction issue |
| • Higher power | |