

# Generating Rocket/BOOM SoCs with Rocket Chip

Howard Mao, Jerry Zhao

UC Berkeley Architecture Research

Hot Chips 2019



Berkeley  
Architecture  
Research

# What is Rocket Chip?





- A highly parameterizable SoC generator
  - Replace default Rocket core w/ your own core
  - Add your own coprocessor
  - Add your own SoC IP to uncore
- A library of reusable SoC components
  - Memory protocol converters
  - Arbiters and Crossbar generators
  - Clock-crossings and asynchronous queues
- The largest open-source Chisel codebase
  - Scala allows advanced generator features
- Developed at Berkeley, now maintained by many
  - SiFive, ChipsAlliance, Berkeley

# Generating Varied SoCs




In industry: **SiFive Freedom E310**

In academia: **UCB Hurricane-1**





# Used in Many Tapeouts



# Built with Chisel



- Chisel is a hardware construction DSL built on top of Scala
- Allows description of RTL in a more programmable way
  - Utilize OOP/Functional programming paradigms
  - NOT Scala-to-Gates / HLS in Scala
- Use Scala features to build complex parameterized generators

```
class TreeAdderPipeline(n: Int) extends Module {
  val io = IO(new Bundle {
    val in = Input(Vec(n, UInt(32.W)))
    val out = Output(UInt(32.W))
  })
  val nStages = log2Ceil(n)
  val stages = Seq.tabulate(nStages) { i => Reg(Vec(nStages-i-1, UInt(32.W))) }
  for (i <- 1 until nStages) {
    for (j <- 0 until stages(i).size) {
      stages(i)(j) := stages(i-1)(2*j) + stages(i-1)(2*j+1)
    }
  }
  io.out := stages(nStages-1)(0)
}
```

# Fully Open-Source




The image shows a stack of four GitHub repository pages, illustrating the open-source nature of the projects. The top-most page is for `chipsalliance / rocket-chip`, which has 182 watches, 1,158 stars, and 486 forks. Below it is `ucb-bar / hwacha` with 23 watches, 25 stars, and 6 forks. The third page is `riscv-boom / riscv-boom` with 66 watches, 487 stars, and 128 forks. The bottom-most page is `firesim / firesim`, which has 44 watches, 236 stars, and 50 forks. The `firesim` page is more detailed, showing 1,096 commits, 92 branches, 8 releases, and 17 contributors. It also features a commit history table with columns for commit details and dates.

| Commit  | Author          | Message  | Date         |
|---------|-----------------|--|--------------|
| 06afda9 | David Biancolin | Merge pull request #308 from firesim/armia-blkdev-fix            | Jul 8        |
|         |                 | Update AGFIs   | last month   |
|         |                 | Merge remote-tracking branch 'origin/master' into dev            | 2 months ago |
|         |                 | Add support for arbitrary frequency and build strategy selection | 4 months ago |
|         |                 | Merge remote-tracking branch 'origin/master' into dev            | 2 months ago |
|         |                 | Applying a fix to #305   | last month   |



# Structure of a Rocket Chip SoC



**Tiles:** unit of replication for a core

- CPU
- L1 Caches
- Page-table walker

**L2 banks:**

- Receive memory requests

**FrontBus:**

- Connects to DMA devices

**CoreplexBus:**

- Connects to core-complex devices


**PeripheryBus:**

- Connects to other devices

**SystemBus:**

- Ties everything together

# The Rocket In-Order Core



- First open-source RISC-V CPU
- In-order, single-issue RV64GC core
  - Floating-point via Berkeley hardfloat library
  - RISC-V Compressed
  - Physical Memory Protection (PMP) standard
  - Supervisor ISA and Virtual Memory
- Boots Linux
- Supports Rocket Chip Coprocessor (RoCC) interface
- L1 I\$ and D\$
  - Data cache can be configured as data scratchpad



# TileLink Interconnect




- Rocket Chip's memory/cache protocol
- Configurable data width and multi-beat transactions
- Three different protocol levels with increasing complexity
  - TL-UL (Uncached Lightweight)
  - TL-UH (Uncached Heavyweight)
  - TL-C (Cached)
- Rocket Chip provides library of reusable TileLink widgets
  - Conversion to/from AXI4, AHB, APB
  - Conversion among TL-UL, TL-UH, TL-C
  - Width / N beats conversion
  - Crossbar generator

# Core Complex Devices




- BootROM
  - Zero-stage bootloader
  - DeviceTree
- PLIC
- CLINT
  - Software interrupts
  - Timer interrupts
- Debug Unit
  - DMI
  - JTAG



# L2 Cache and Memory System




- Multi-bank shared L2
  - SiFive's open-source IP
  - Fully coherent
  - Configurable size, associativity
  - Supports atomics
- Non-caching L2 Broadcast Hub
  - Coherence w/o caching
  - Bufferless design
- Multi-channel memory system
  - Conversion to AXI4 for compatible DRAM controllers



# BOOM: The Berkeley Out-of-Order Machine



- Superscalar RISC-V OoO core
- Fully integrated in Rocket Chip ecosystem
- Open-source
- Described in Chisel
- Parameterizable generator
- Taped-out ([BROOM](#) at HC18)
- Full RV64GC ISA support
  - FP, RVC, Atomics, PMPs, VM, Breakpoints, RoCC
  - Runs real OS's, software
- Drop-in replacement for Rocket








# BOOM Microarchitecture




## Front End



\*Block diagram from WikiChip

# Core Comparisons




|                       | <b>BOOM</b>      | <b>Rocket</b>    | <b>WD SWERV</b>        | <b>MIPS 74K</b>     | <b>CortexA15</b> | <b>CortexA5</b>  | <b>Intel Sandy Bridge</b> |
|-----------------------|------------------|------------------|------------------------|---------------------|------------------|------------------|---------------------------|
| <b>Type</b>           | 4-w out-of-order | 5-stage in-order | 9-stage dual-issue     | 15-stage dual-issue | 4-w out-of-order | 8-stage in-order | 6-w out-of-order          |
| <b>Coremarks /MHz</b> | 4.70             | 2.32             | 4.90                   | 2.50                | 4.72             | 2.13             | 7.36                      |
| <b>ISA</b>            | RV64GC           | RV64GC           | RV32IMC                | MIPS32              | ARMv7            | ARMv7            | X86-64                    |
| <b>Source</b>         | 10k LOC Chisel   | 9k LOC Chisel    | 25k LOC System Verilog | Closed              | Closed           | Closed           | Closed                    |


# RoCC Accelerators



- **RoCC:** Rocket Chip Coprocessor
- Execute custom RISC-V instructions for a custom extension




- RoCC decoupled interface for connecting accelerators
- Examples of RoCC accelerators
  - Hwacha vector accelerators
  - Memcpy accelerator
  - Machine-learning accelerators
  - Java GC accelerator



# Rocket Chip Configuration



```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L) ++  
  new WithBlockDevice ++  
  new WithGPIO ++  
  new WithBootROM ++  
  new hwacha.DefaultHwachaConfig ++  
  new WithInclusiveCache(capacityKB=1024) ++  
  new boom.common.WithLargeBooms ++  
  new boom.system.WithNBoomCores(3) ++  
  new WithNormalBoomRocketTop ++  
  new rocketchip.system.BaseConfig)
```






# Rocket Chip Configuration




```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L) ++  
  new WithBlockDevice ++  
  new WithGPIO ++  
  new WithBootROM ++  
  new hwacha.DefaultHwachaConfig ++  
  new WithInclusiveCache(capacityKB=1024) ++  
  new boom.common.WithLargeBooms ++  
  new boom.system.WithNBoomCores(2) ++  
  new rocketchip.subsystem.WithNBigCores(1) ++  
  new WithNormalBoomRocketTop ++  
  new rocketchip.system.BaseConfig)
```



# Rocket Chip Configuration




```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L) ++  
  new WithBlockDevice ++  
  new WithGPIO ++  
  new WithBootROM ++  
  new WithMultiRoCCConvAccel(2) ++  
  new WithMultiRoCCSha3(1) ++  
  new WithMultiRoCCHwacha(0) ++  
  new WithInclusiveCache(capacityKB=1024) ++  
  new boom.common.WithLargeBooms ++  
  new boom.system.WithNBoomCores(2) ++  
  new rocketchip.subsystem.WithNBigCores(1) ++  
  new WithNormalBoomRocketTop ++  
  new rocketchip.system.BaseConfig)
```



# Rocket Chip Configuration




```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L) ++  
  new WithBlockDevice ++  
  new WithGPIO ++  
  new WithBootROM ++  
  new WithMultiRoCCConvAccel(2) ++  
  new WithMultiRoCCSha3(1) ++  
  new WithMultiRoCCHwacha(0) ++  
  new WithInclusiveCache(capacityKB=1024) ++  
  new boom.common.WithLargeBooms ++  
  new boom.system.WithNBoomCores(2) ++  
  new rocketchip.subsystem.WithRV32 ++  
  new rocketchip.subsystem.WithNBigCores(1) ++  
  new WithNormalBoomRocketTop ++  
  new rocketchip.system.BaseConfig)
```



# Rocket Chip Configuration



```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L)          ++  
  new WithBlockDevice                       ++  
  new WithGPIO                              ++  
  new WithJtagDTM                           ++  
  new WithBootROM                           ++  
  new WithMultiRoCCConvAccel(2)            ++  
  new WithMultiRoCCSha3(1)                 ++  
  new WithMultiRoCCHwacha(0)               ++  
  new WithInclusiveCache(capacityKB=1024)  ++  
  new boom.common.WithLargeBooms           ++  
  new boom.system.WithNBoomCores(2)        ++  
  new rocketchip.subsystem.WithRV32        ++  
  new rocketchip.subsystem.WithNBigCores(1) ++  
  new WithNormalBoomRocketTop              ++  
  new rocketchip.system.BaseConfig)
```






# Rocket Chip Configuration




```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L) ++  
  new WithBlockDevice ++  
  new WithGPIO ++  
  new WithJtagDTM ++  
  new WithBootROM ++  
  new WithRenumberHarts(rocketFirst=true) ++  
  new WithMultiRoCCConvAccel(2) ++  
  new WithMultiRoCCSha3(1) ++  
  new WithMultiRoCCHwacha(0) ++  
  new WithInclusiveCache(capacityKB=1024) ++  
  new boom.common.WithLargeBooms ++  
  new boom.system.WithNBoomCores(2) ++  
  new rocketchip.subsystem.WithRV32 ++  
  new rocketchip.subsystem.WithNBigCores(1) ++  
  new WithNormalBoomRocketTop ++  
  new rocketchip.system.BaseConfig)
```




# Rocket Chip Configuration



```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L)          ++  
  new WithBlockDevice                       ++  
  new WithGPIO                              ++  
  new WithJtagDTM                           ++  
  new WithBootROM                           ++  
  new WithReNumberHarts(rocketFirst=true)  ++  
  new WithRationalBoomTiles                 ++  
  new WithRationalRocketTiles              ++  
  new WithMultiRoCCConvAccel(2)            ++  
  new WithMultiRoCCSha3(1)                 ++  
  new WithMultiRoCCHwacha(0)               ++  
  new WithInclusiveCache(capacityKB=1024)  ++  
  new boom.common.WithLargeBooms           ++  
  new boom.system.WithNBoomCores(2)        ++  
  new rocketchip.subsystem.WithRV32        ++  
  new rocketchip.subsystem.WithNBigCores(1) ++  
  new WithNormalBoomRocketTop              ++  
  new rocketchip.system.BaseConfig)
```



# Using Rocket Chip for SW Sim




`MyCustomConfig.scala`

`MyCustomConfig.top.v`  
`MyCustomConfig.harness.v`  
`MyCustomConfig.mems.v`

`./simv-MyCustomConfig`

# Using Rocket Chip for FPGA Sim




MyCustomConfig.scala

FPGATop.v  
MyCustomConfig.mems.v  
runtime.conf  
FireSim-const.h

FPGA Bitstream

# Using Rocket Chip for VLSI




`MyCustomConfig.scala`

`MyCustomConfig.top.v`  
`MyCustomConfig.mems.v`

`MyCustomConfig.gds`

# Using Rocket Chip for Software




`MyCustomConfig.scala`

`MyCustomConfig.core.config`  
`MyCustomConfig.memmap.json`  
`MyCustomConfig.dts`

`MyCustomSoftware.c`



# Using Rocket Chip for Everything



# Research Applications



- Numerous academic tapeouts ([Hurricane](#), [BROOM](#), [Raven](#), etc.)
- Designing/evaluating accelerators ([Vector](#), [GC](#), [memcpy](#))
- Out-of-order core design ([BOOM](#))
- FPGA-accelerated simulation ([FireSim](#), [MIDAS](#))
- Debugging methodologies ([DESSERT](#))
- Power modeling ([Strober](#))
- Security ([Keystone](#))

# Active Projects



- Develop more open-source components for the Rocket Chip ecosystem
- **Chipyard**: end-to-end hardware design template for Rocket Chip
- **FireSim**: FPGA simulation/debugging/profiling technologies
- **HAMMER**: Automated VLSI flows
- **BOOM**: improving performance/security, adding more features
- **Hwacha**: multi-dimensional vector execution
- **SiFive Federation**: modularize Rocket Chip
- Educational content using Rocket Chip



**Rocket Chip:** <https://github.com/chipsalliance/rocket-chip>

**Chipyard (Pre-release):** A unified design template for Rocket Chip SoCs

- Link: <https://github.com/ucb-bar/chipyard>
- Docs: <https://chipyard.readthedocs.io/en/dev/>
- See our tutorial at MICRO 2019! <https://fires.im/micro-2019-tutorial/>

**BOOM (Out-of-Order core):** <https://github.com/riscv-boom/riscv-boom>

**FireSim (FPGA-accelerated simulation):** <https://github.com/firesim/firesim>

**HAMMER (automated VLSI flows):** <https://github.com/ucb-bar/hammer>

**Hwacha (vector accelerator):** <https://github.com/ucb-bar/hwacha>