

Part II Overview of RISC-V SW Ecosystem

Bunnaroath Sou, SiFive





RISC-V Open Source Tools Status

Open Standards Foster Collaboration

- Palmer Dabbelt (SiFive): binutils, GCC, GDB, linux, glibc, QEMU
- Kito Cheng (SiFive): GCC and newlib
- Jim Wilson (SiFive): binutils and GCC
- Darius Rad (Bluespec): glibc
- Andrew Waterman (SiFive): binutils, GCC, and glibc

bluespec

- DJ Delorie (RedHat): glibc
- Andrew Burgess (Embecosm)
- Alex Bradbury (lowRISC): LLVM

Berkelev



EMBECOSM®

lowRISC

redhat.





On Compiler

- $\circ~$ GCC and Binutils has been upstreamed
 - since 7.1 and 2.8 (May 2017)



- **On Libraries**
 - Newlib* has been upstreamed
 - since 2.50 (March 2018)
 - Glibc has been upstreamed
 - since 2.27 (February 2018)

On Debugger

- GDB has been upstreamed
 - since 8.2 (March 2018)



GCC RISC-V Command Line -march=

• -march=ISA (selects the architecture to target)

- Controls which instructions set and registers to use
- Determines set of implementations a program run on
- Toolchain support three base ISAs (v2.2)
 - RV32I: A load-store ISA with 32, 32-bit GP int registers.
 - RV32E: RV32I with only 16 int registers, for embedded
 - RV64I: 64-bit flavor of RV32I GP int registers are 64-bits
- Plus these extensions
 - M: Integer Multiplication and Division
 - A: Atomic Instructions
 - F: Single-Precision Floating-Point
 - D: Double-Precision Floating-Point
 - C: Compressed Instructions
- ISA strings defined by appending extensions to base ISA
- For example -march=rv32im, -march=rv64imafdc

GCC RISC-V Emulation function

- Use when a particular operation support
 - For example, this C code double dmul(double a, double b) {

```
return a * b;
```

Compile directly to a FP multiplication instruction with D extension

```
$ riscv64-unknown-elf-gcc test.c -march=rv64imafdc -mabi=lp64
dmul:
```

```
fmul.d fa0,fa0,fa1
```

```
ret
```

• But compile to an emulation routine without the D extension

\$ riscv64-unknown-elf-gcc test.c -march=rv64i -mabi=lp64
dmul:

```
add sp,sp,-16
sd ra,8(sp)
call __muldf3
ld ra,8(sp)
add sp,sp,16
jr ra
```



GCC RISC-V Command Line -mabi=

• -mabi=ABI (selects the ABI to target)

- Controls the calling convention (which arguments are passed into which registers) and the layout of data in memory
- Two integer ABIs and three floating-point ABIs, which together are treated as a single ABI string
- Two integer ABIs follow the standard ABI naming scheme:
 - ilp32: int, long, and pointers are all 32-bits long. long long is a 64-bit type, char is 8-bit, and short is 16-bit
 - Ip64: long and pointers are 64-bits long, while int is a 32-bit type. The other types remain the same as ilp32





GCC RISC-V Command Line -mabi=

- Three floating-point ABIs are RISC-V specific addition:
 - "" (the empty string): No floating-point arguments are passed in registers.
 - f: 32-bit and smaller floating-point arguments are passed in registers.
 This ABI requires the F extension, as without F there are no floating-point registers.
 - d: 64-bit and smaller floating-point arguments are passed in registers.
 This ABI requires the D extension.



GCC RISC-V Treatment of ISA and ABI String

- ISA and ABI treated as two separate arguments, eg:
- -march=rv32imafdc -mabi=ilp32d:
 - Hardware floating-point instructions can be generated and floatingpoint arguments are passed in registers.
 - Equivalent to ARM's GGC -mfloat-abi=hard argument
- -march=rv32imac -mabi=ilp32:
 - No floating-point instructions can be generated and no floating-point arguments are passed in registers.
 - Equivalent to ARM's GGC -mfloat-abi=soft argument
- -march=rv32imafdc -mabi=ilp32:
 - Hardware floating-point instructions can be generated, but no floatingpoint arguments will be passed in registers.
 - Equivalent to ARM's GGC -mfloat-abi=softfp argument
 - Used when interfacing with soft-float binaries on a hard-float system.
- -march=rv32imac -mabi=ilp32d:
 - Illegal, ABI requires floating-point arguments are passed in registers
 - ISA defines no floating-point registers to pass them in

GCC RISC-V Command Line -mtune=

- -mtune=CODENAME selects the microarchitecture to target.
 - Informs GCC about the performance of each instruction, for target-specific optimizations
 - SiFive have a number of tuning model

RISC-V Relocation: How it works

 \sim

12

• Concept due split between compiler and linker

- Exist to pass information between the compiler and linker
- Compiler emit tags, eg R_RISCV_HI20 and R_RISCV_RELAX
- Allow linker to resolve address in the final output ELF exec

```
$ riscv64-unknown-linux-gnu-objdump -d -t -r relocation.o
                                   $ riscv64-unknown-linux-gnu-objdump -d -t -r relocation
          SYMBOL TABLE:
                                                   file format elf64-littleriscv
                                   relocation:
long globa00000000000000000 g
                               F.t
          0 *(
                                   SYMBOL TABLE:
int main()
                                   000000000012038 q
                                                           global
  return oDisassembly of section .te,
                                    . . .
          000000000000000 main:
                                   Disassembly of section .text:
             0:
                 000007b7
                                0:
                                   0000000000010330 main:
                                0:
             4:
                 0007b503
                                    10330:
                                                  67c9
                                                                          lui
                                                                                  a5,0x12
                                4:
                                    10332:
                                                 0387b503
                                                                          1d
                                                                                  a0,56(a5) # 12038 g]
                                4:
                                    10336:
                                                  00a03533
                                                                                  a0,a0
                                                                          snez
             8:
                 00a03533
                                    1033a:
                                                  8082
                                                                          ret
                 8082
             C:
                                        TEL
```

RISC-V Linker Relaxation: How it works (1)

- Mechanism for optimizing programs at link-time, instead of at compile-time
 - Compiler emit tags, R_RISCV_CALL and R_RISCV_RELAX

```
$ cat test.c
int func(int a) attribute ((noinline));
int func(int a) {
 return a + 1;
                                                 $ riscv64-unknown-linux-gnu-objdump -d -r test
                                                 test:
                                                              file format elf64-littleriscv
int start(int a) {
 return func(a);
                                                 Disassembly of section .text:
$ riscv64-unknown-linux-gnu-gcc test.c -o test -03
$ riscv64-unknown-linux-gnu-objdump -d -r test.o
                                                 000000000010078 <func>:
test.o:
          file format elf64-littleriscv
Disassembly of section .text:
                                                     10078:
                                                                       2505
                                                                                                      addiw
                                                                                                                 a0,a0,1
                                                     1007a:
                                                                       8082
                                                                                                      ret
000000000000000 <func>:
       2505
                            addiw
                                  a0,a0,1
  0:
       8082
  2:
                            ret
                                                 000000000001007c < start>:
00000000000004 < start>:
                                                                       ffdff06f
                                                     1007c:
                                                                                                                 10078 <func>
                                                                                                       j
      00000317
                            auipc
                                  ra,0x0
  4:
                    4: R RISCV CALL func
                    4: R RISCV RELAX
                                          *ABS*
  8:
      00030067
                            jr
                                  ra
```

RISC-V Linker Relaxation: How it works (2)

- Two unconditional control transfer instructions in RISC-V ISA, jalr and jal
 - jalr, jumps to an absolute address as specified by an immediate offset from a register
 - jal, jumps to a pc-relative offset as specified by an immediate.
 - In this example, auipc+jalr pair can address a 32-bit signed offset from the current PC (0x1007c)
 - While jal can only address a 21-bit signed offset from the current PC (0x1007c)
 - Because linker knows the call from _start to func fits within the 21-bit offset of the jal instruction, it uses a single instruction.
 - A proxy for twice the speed

RISC-V Handling of Multilib

• Mechanism for handling multiple sets of system libraries

- eg. 32bits application in 64bits architecture
- Mixing soft-float and hard-float systems
- Building a single compiler that targets many RISC-V systems
- Modular ISA, allow multilib implementation to be cleaner
 - Well known naming scheme for all ISA targets
- Standard set of ABIs was already known for RISC-V
 - C type sizes: ilp32 vs lp64
 - Floating-point registers: none, single, single and double
- Derive a set of multilib by using script
 - https://www.sifive.com/blog/all-aboard-part-5-risc-v-multilib



RISC-V Example Script to Derive Multilib List

```
#!/bin/bash
for abi in ilp32 ilp32f ilp32d lp64 lp64f lp64d; do
  for isa in rv32e rv32i rv64i; do
    for m in "" m; do
      for a in "" a; do
        for f in "" f fd; do
          for c in "" c; do
            readlink -f $(riscv64-unknown-elf-gcc -march=$isa$m$a$f$c -mabi=$abi -print-
search-dirs | grep ^libraries | sed 's/:/ /g') | grep 'riscv64-unknown-elf/lib' | grep -
ve 'lib$' | sed 's@^.*/lib/@@' | while read path; do
              echo "riscv64-unknown-elf-gcc -march=$isa$m$a$f$c -mabi=$abi => $path"
            done
          done
        done
      done
   done
  done
done
```

RISC-V Embbeded Multilib List

riscv64-unknown-elf-gcc -march=rv32i -mabi=ilp32 => rv32i/ilp32 riscv64-unknown-elf-gcc -march=rv32ic -mabi=ilp32 => rv32i/ilp32 riscv64-unknown-elf-gcc -march=rv32iac -mabi=ilp32 => rv32iac/ilp32 riscv64-unknown-elf-gcc -march=rv32im -mabi=ilp32 => rv32im/ilp32 riscv64-unknown-elf-gcc -march=rv32imc -mabi=ilp32 => rv32im/ilp32 riscv64-unknown-elf-gcc -march=rv32imac -mabi=ilp32 => rv32imac/ilp32 riscv64-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f => rv32imafc/ilp32f riscv64-unknown-elf-gcc -march=rv32imafdc -mabi=ilp32f => rv32imafc/ilp32f riscv64-unknown-elf-gcc -march=rv64imac -mabi=lp64 => rv64imac/lp64 riscv64-unknown-elf-gcc -march=rv64imafdc -mabi=lp64d => rv64imafdc/lp64d



RISC-V Linux Multilib List

riscv64-unknown-linux-gnu-gcc -march=rv32ima -mabi=ilp32 => lib32/ilp32 riscv64-unknown-linux-gnu-gcc -march=rv32imac -mabi=ilp32 => lib32/ilp32 riscv64-unknown-linux-gnu-gcc -march=rv32imaf -mabi=ilp32 => lib32/ilp32 riscv64-unknown-linux-gnu-gcc -march=rv32imafc -mabi=ilp32 => lib32/ilp32 riscv64-unknown-linux-gnu-gcc -march=rv32imafd -mabi=ilp32 => lib32/ilp32 riscv64-unknown-linux-gnu-gcc -march=rv32imafdc -mabi=ilp32 => lib32/ilp32 riscv64-unknown-linux-gnu-gcc -march=rv32imafd -mabi=ilp32d => lib32/ilp32d riscv64-unknown-linux-gnu-gcc -march=rv32imafdc -mabi=ilp32d => lib32/ilp32d riscv64-unknown-linux-gnu-gcc -march=rv64ima -mabi=lp64 => lib64/lp64 riscv64-unknown-linux-gnu-gcc -march=rv64imac -mabi=lp64 => lib64/lp64 riscv64-unknown-linux-gnu-gcc -march=rv64imaf -mabi=lp64 => lib64/lp64 riscv64-unknown-linux-gnu-gcc -march=rv64imafc -mabi=lp64 => lib64/lp64 riscv64-unknown-linux-gnu-gcc -march=rv64imafd -mabi=lp64 => lib64/lp64 riscv64-unknown-linux-gnu-gcc -march=rv64imafdc -mabi=lp64 => lib64/lp64 riscv64-unknown-linux-gnu-gcc -march=rv64imafd -mabi=lp64d => lib64/lp64d riscv64-unknown-linux-gnu-gcc -march=rv64imafdc -mabi=lp64d => lib64/lp64d



LLVM -based Toolchains



On Compiler/Assembler

- $\circ~$ Upstreamed in experimental mode as of 8.0
- \circ Non-experimental support planned for 9.0
- $\circ~$ Compile and run GCC torture suite
 - RV32I, RV32IM, RV32IFD} + 'C'
- $\circ~$ Compile and run all torture suite tests
 - for RV64I at O1, O2, O3, and Os
- MC-layer now support
 - RV32IMAFDC + RV64IMAFDC,
- CodeGen support
 - RV32IMFDC and RV64I



RISC-V Virtual Machine Emulation

Upstreamed since 2.12 (April 2018) Sources

- <u>https://www.qemu.org/download/#source</u>
 Build and Boot instructions
 - <u>https://wiki.qemu.org/Documentation/Platfor</u> <u>ms/RISCV</u>

Contributors

 Sagar Karandikar (University of California, Berkeley), Bastian Koppelmann (University of Paderborn), Alex Suykov, Stefan O'Rear, Michael Clark and Alistair Francis (Western Digital)









Open On -Chip Debugger

OpenOCD

- Ability to connect to embedded target for debugging
- Not yet Upstreamed
- Upstreaming is planned, but low priority
- <u>https://github.com/riscv/riscv-openocd</u>
- Tim Newsome, Megan Wachs, Palmer Dabbelt (SiFive)

 \mathbf{i} 21



Linux Kernel and FreeBSD Port



Upstream Kernel boots

• Boots on QEMU



- Since v4.15 (December 2017)
- Well supported
- 340+ commits since



 Alan Kao (Andes), Anup Patel (WD), Aishh Patra (WD), Christoph Hellwig, David Abdurachmanov, Palmer Dabbelt, Paul Walmsley (SiFive), Zong Li (SiFive), Jim Wilson (SiFive)







Embedded



 \sim

24

RISC-V Embedded Software Ecosystem

- SiFive Freedom Studio •
 - Eclipse CDT, GNU MCU Eclipse, pre-built GCC, and OpenOCD
 - Built on Open Source technology
- AndesSight Eclipse based IDE for RISC-V •
- SEGGER JLINK Probe and Embedded Studio RISC-V IDE •
- ٠ Lauterbach - Lauterbach TRACE32 for silicon bring up and debug
- **IAR** IAR Embedded Workbench with SiFive support in development ٠
- **Ashling -** RiscFree C/C++ IDE for development and debug •
- **Embedded Software and Operating Systems** •
 - **Bare Metal**
 - FreeRTOS
 - Zephyr OS
 - **RTEMS**
 - Express Logic Thread X
 - Micrium µCOS
 - RIOT
 - NuttX
 - Imperas Simulation models and tools for early software development

<u></u>**ER1**

UltraSoC - IP and tooling supporting SiFive instruction trace •




ras



Lauterbach

- Commercial RISC-V Debug Hardware and Software
 - Available in the market for over a year
 - TRACE32 for silicon bring up and debug
- Support for all SiFive IP and platforms
 - RV32/RV64
 - Multicore
 - Heterogeneous Multicore
- Collaborate with UltraSoC
 - Providing powerful debug, trace and logic analyzer tools







SEGGER

- Commercial RISC-V Debug Hardware and Software
 - Available since late 2017
 - JLINK Probe and Embedded Studio RISC-V IDE
- Support for all SiFive IP and platforms
 - Great support for single core RV32
 - RV64 and Multicore support in beta now
- SEGGER RTT fully supported
 - High Speed communication with host debugger



Embedded Studio for RISC-V

embOS for RISC-V

J-Link RISC-V Support






- Very well known in the Embedded Space
 - Have been around for a long time 20+ years
 - Support many different architectures
- Very well known for their embedded toolchain
 - The first proprietary RISC-V Compiler
 - Compiler is known for both code
 Density and Performance







- De facto real time operating system for small, low-power devices
- Amazon FreeRTOS which extends the FreeRTOS kernel with software libraries
 - Through the effort of Richard Barry
- RISC-V support now available in FreeRTOS Kernel 10.2 (Feb 2019)
 - With 10.2.1 added support for RV64
 - QEMU emulation of SiFive Hifive1
 - OpenISA's VEGAboard
 - Antmicro's Renode emulator of Microchip M2GL025 Creative Board
- SiFive will also port FreeRTOS to Freedom Metal for SiFive devices
 - With FreeRTOS examples added to Freedom E SDK and Freedom Studio





Amazon FreeRTOS



Zephyr - On RISC -V (HiFive1) is Upstream and Well Supported

• Zephyr RTOS

- Open Source
- Well defined development cycle
- Performant and scalable
- Strong software stacks
- Zephyr already Support
 - HiFive1 Rev B board supported in the latest Zephyr LTS release
- Used in a real product
 - <u>http://badge.antmicro.com/</u>
- Zephyr SDK comes with RISC-V toolchains
- Contributors
 - Karol Gugala (Antmicro), Peter Gielda (Antmicro), Nathaniel Graff (SiFive)



DANKE:	Pull requests insues Marketplace Explore	
C zephyrproject-rice	/zephyr Ø	
O Code () taximi	80 ().Pullerquees 20 El Projets 8 III.Wet (a) Fig. 🚽	
arout masters 24pb	yr / bouds / riscv32 /	
F. mathif boards sports a	dif insegn is game basele. (Int	Zephy
III NOVE1	doc boards: move sil beard docs to be index ist	
miningksző, mini	doc hoards: move all board docs to be index rat	oga ayab s
III (gens)_riscs/32	boards: gentur add intege to perior brands	3 have ops
BB NURZELLANDA	boards: (v32m3_vega) merve insiga under overview	5 hours Japa
Si edecre	konti radioniti pilpino more dota	A year ago



Getting Started with Zephyr on QEMU

Install Zephyr SDK

 Get Zephyr SDK, and follow the instructions in Zephyr's Documentation for your platform of choice (Linux, macOS, Windows)

Build a Zephyr example

- source zephyr-env.sh
- cd samples/hello_world
- mkdir build && cd build
- cmake -DBOARD=qemu_riscv32 ..
- make -j\$(nproc) The zephyr elf is in zephyr/zephyr.elf **Running Zephyr in QEMU**

make run

Get the Zephyr Sources

- Zephyr RTOS is developed on GitHub. Get the sources by:
- git clone https://github.com/zephyrproject-rtos/zephyr.git
- cd zephyr

The RISC-V foundation published a getting started guide: https://buildmedia.readthedocs.org/media/pdf/risc-v-getting-started-guide

https://buildmedia.readthedocs.org/media/pdf/risc-v-getting-started-guide/latest/risc-v-gettingstarted-guide.pdf




Open Source Bare Metal SW Stack from SiFive


What is Freedom E SDK

- Embedded development kit providing a command line driven workflow with Examples and Utilities including BSP's for SiFive targets
 - SiFive Qemu for E31, S51 CorelP
 - Freedom E310 FPGA board
 - SiFive Development Boards
- Examples use Freedom Metal to provide portability
- Open source repository
 - <u>https://github.com/sifive/freedom-e-sdk</u>

What is Freedom Metal

- Library for writing Portable, Bare Metal SW for all SiFive devices
 - A Bare Metal C application environment
 - An API for controlling CPU features and peripherals
 - The ability to retarget to any SiFive RISC-V product
 - A RISC-V hardware abstraction layer (HAL)
- Uses BSP's to provide target adaptation
- Open source repository
 - <u>https://github.com/sifive/freedom-metal</u>





31



SiFive Freedom Studio

SiFive	Cloud	Products	Company	Community	Contact Sales	Workspace	в
Freedom Studio			Free	dom Studio is the fastest way to ge	et started programming with your	SiFive	
			hard	ware. Freedom Studio is built on top	p of the popular Eclipse IDE and		
			pack	aged with a prebuilt toolchain and e	example projects from the Freedo	om E	

Freedom Studio provides an Eclipse based GUI for developing and debugging Freedom E SDK applications

SDK. Freedom Studio is compatible with all SiFive RISC-V development boards.

We highly recommend downloading and reviewing the Freedom Studio User Manual before downloading and installing Freedom Studio. This manual has important information about preparing your host system to help you get up and running as quickly as possible.

	Download Freedom Stud	lio — v2019.05.0
🗂 • 📖 🕼 🔌 🕪 🗉 🖷 🖉 3. 🦘 🦧 🖶 🧮		
to Debug 23	Windows	G
V C locaLinterrupts Debug [GDB OpenOCD Debugging]		
The advector of the second		
button_2_isr() at local_interrupts.c:115 0x4040	macOS	G
handle_trap() at init.c:75 0x404001da trap_entry() at entry.S:50 0x40400280		
ppenocd		
📲 riscv64-unknown-elf-gdb	Linux	0

https://www.sifive.com



Freedom E SDK New Project Wizard using QEMU

🗰 FreedomStudio File Edit Naviga	Create a Freedom E SDK Project	
🖲 🔍 New	Create a freedom-e 🔍 🔍 SFreedomStudio - gemu-sifive-e31-hello/src/hello.c - FreedomStudio	
	Select Target	L+ ℃ ⇔+ ⇔ + Quick Access : 😭 🗔
C Project Create C project of selected type Project name: my-project Vuse default location	e21-arty e76-arty freedom-9310-a gemu-sifive-s31 sifive-hifive1ree freedom-metal/src freedom-metal/src freedom-metal/src freedom-metal/src	Breakpoints Breakpoints BROEMU Debugging) \$(aemu.gdb) For commands related to "wi loses not match this frame. ware breakpoints for read- to at hello.c:7
Location: /Users/mac/SiFive/FreedomStudio-2019 Choose file system: default Project type: Choose file system: default Project type: Choose file system: default Project type: Shared Library Static Library Makefile project Freedom E SDK Project Show project types and toolchains only if they a	hello.ist	
?		



Freedom E SDK New Project Wizard using FPGA Board

Generation Studio File Edit Navigate	e 🔿 e	Project	
New Open Eile C Pro	Create a freedom-e-sdk standalone project for a	specified target and example program.	
C Project Create C project of selected type Project name: my-project		world's most deployed RISC-V core. Co- he E31 takes maximum advantage of the cient core that delivers the high	
Use default location Location: /Users/mac/SIFive/FreedomStudio-2019-	performance needed for tomorrow's si applications. This FPGA core target is ideal for ma	mart IoT, storage, and industrial	C Project
Choose file system: default 🗘	Select Example Program ✓ hello example-itim	Create a freedom-e-sdk debug launch	
 GNU Autotools Executable Shared Library Static Library Makefile project Empty Project Freedom E SDK Project 	software-interrupt timer-interrupt local-interrupt return-fail return-pass example-pmp example-spi empty sifive-welcome	debug launch, select the type of launch to c	debug launch with this new project. If you choose to create a create. After the project is created and built the Debug Launch you can review the debug configuration and, optionally, launch this project
Show project types and toolchains only if they are	dhrystone Create an OpenOCD debug launch for th	Debug launch type: V OpenOCD J-Link	
? Sack	? Sack	?	< Back Next > Cancel Finish



Flashing Arty FPGA Image - not using Vivado


- Writes driver .bit file to FPGA via Xc3sprog (Digilent)
 - E31 image in FPGA RAM (not Flash)
 - E31 image allows OpenOCD to access Flash
- Writes MCS (ihex) file to Flash via OpenOCD (Olimex)

SiFiveTools	Window	Help	
Flash MCS	S File to Arty	/ FPGA	eedomStudio
🕾 _r i i 🤿 🔫	. R. & A	[[오] • 종] •	*\$ \$ \$

Flash MCS file	to Arty FPGA	
Flash image file:	Users/mac/SiFive/sifive_coreip_E31_FPGA_Evaluation_v3p0/sifive_coreip_E31_FPGA_Evaluation_v3p0_0.mcs	Browse
FPGA size		
O 35T O 10	от	
	Concel	OK
	Cancel	ОК



Start debugging






Viewing elements and memory

Expression	Туре		Value							
(×)= tmr_id	int		0x0							
🔻 🥭 \$pc;\$sp	Group-pattern		2 unique match	es (Default)						
🔶 \$рс	void (*)()		0x4040048e							
🜩 \$sp	void *		0x80001490							
▼ ♦ led0_red	struct metal_led *		0x80000fb8							
🔻 🌩 vtable	const struct metal_l	ed_vtable *	0x40404b70							
led_exist	int (*)(struct metal_	led *, char *)	0x40403874							
led_enable	void (*)(struct meta	lod *)	0-10103050	-						
led_on	void (*)(struct meta	(x)= Variables	Expressions	🗻 Memory 🖾			1010 1010			
led_off	void (*)(struct meta	Monitors	+ 🗙 🔆	0x8000000	· 0x8000	0000 <hex i<="" td=""><td>ntegers 🕅</td><td>🕂 New Re</td><td>nderings</td><td></td></hex>	ntegers 🕅	🕂 New Re	nderings	
led_toggle	void (*)(struct meta			Address			4 - 7	8 - B	C - F	
🐈 Add new expression		Ox8000	00000	00000008		FFFFFFA8	800002EC	80000354	1991 (1991)	
ame : led0_red				00000008		00000000	00000000	00000000	00000000	
Details:0x80000fb8	< metal dt led 0			000000080			00000000	00000000	00000000	
Default:0x80000fb8				00000008		00000000	00000000	00000000	40400690	
Decimal:-2147479624				000000000			00000000	COOCOCOT	40400090	
Hex:0x80000fb8					Expo	ort Memory				
Binary:100000000000 Octal:020000007670	00000000111110111(Plain Text	0						
		Start add	ress: 0x8000000	00 En	d addres	s: 0x80000	0010	Length:	16	
		File name	: /Users/mac/SiFi	ive/my-memory	-export.h	nex		Brows	se	
		?								



<project>/bsp/design.reglist file:

	Project Explorer	Registers 🔀	
zero	Name	Value	Description
ra	🔻 👬 General Registe	ers	General Purpose
Id	1010 zero	0x0	
sp	1910 ra	0x4040048e	
gp	1010 sp	0x80001490	
	1111 gp	0x80001840	
tp	1010 tp	0x0	
t0	1010 0101 tO	0x40401212	
t1	1111 t1	0x40000	
t2	1111 t2	Oxfffffff	
LZ	1010 fp	0x800014b0	
fp	¹⁰¹⁰ s1	0x0	
s1	1111 aO	Oxfffffff	
- 0	1111 a1	Oxa	
a0	1111 a2	0x22	
al	1111 a3	0x22	
a2	10101 a4	0x22	
	1111 a5	Oxfffffff	
a3	1111 a6	0x1f	
a4	1111 a7	0x0	
a5	1111 s2	0x40403b10	
	Name : ra		
a6	Hex:0x40400486		
a7	Decimal:107793 Octal:01002000		
s2		00100000000000000000000000000000000000	



. . .



Viewing disassembly

isifive-welcome.c ☆	🗄 Outline 🔤 Disassembly 🕱 🎤 Terminal 1
return 2;	Enter location here
<pre>} cpu_intr = metal_cpu_interrupt_controller(cpu0); if (cpu_intr == NULL) { printf("CPU interrupt controller is null.\n"); return 3; } metal_interrupt_init(cpu_intr); // display welcome banner</pre>	<pre>114</pre>
<pre>p display_banner();</pre>	40400488: jal ra,0x40402132 <metal_interrupt_init> 119</metal_interrupt_init>
<pre>// Setup Timer and its interrupt so we can toggle LEDs on 1s cadence tmr_intr = metal_cpu_timer_interrupt_controller(cpu0); if (tmr_intr == NULL) {</pre>	4040048c: jal 0x40400180 <display_banner> 122 ⇒ 4040048e: auipc a5,0x3fc01</display_banner>
<pre>printf("TIMER interrupt controller is null.\n"); return 4;</pre>	40400492: addi a5,a5,-1006 # 0x800010a0 <cpu0> 40400496: lw a5,0(a5)</cpu0>
<pre>} metal_interrupt_init(tmr_intr); tmr_id = metal_cpu_timer_get_interrupt_id(cpu0);</pre>	40400498: m∨ a0,a5 4040049a: jal ra,0x40402092 <metal_cpu_timer_interrupt_controlligned< td=""> 4040049e: m∨ a4,a0</metal_cpu_timer_interrupt_controlligned<>
<pre>rc = metal_interrupt_register_handler(tmr_intr, tmr_id, timer_isr, cpu0); if (rc < 0) {</pre>	404004a0: auipc a5,0x3fc01 404004a4: addi a5,a5,-1032 # 0x80001098 <tmr_intr></tmr_intr>
<pre>printf("TIMER interrupt handler registration failed\n"); return (rc * -1);</pre>	404004a8: sw a4,0(a5) 123 // Setup Timer and its interrupt so we can toggle LEDs (
}	404004aa: auipc a5,0x3fc01 404004ae: addi a5,a5,-1042 # 0x80001098 <tmr_intr></tmr_intr>
// Lastly CPU interrupt	404004b2: lw a5,0(a5)
<pre>if (metal_interrupt_enable(cpu_intr, 0) == -1) { printf("CPU interrupt enable failed\n");</pre>	404004b4:bneza5,0x404004c4 <main+330>124tmr_intr = metal_cpu_timer_interrupt_controller(cpu0);</main+330>
return 6; }	404004b6: auipc a0,0x4 404004ba: addi a0,a0,1430 # 0x40404a4c
	404004be: jal 0x4040060e <puts></puts>



- Required
 - GNU Make and Git
 - Download RISC-V GNU Embedded Toolchain
 - Download RISC-V OpenOCD or Install Segger J-Link Software*
 - Download and build QEMU from its git repo
- Clone Freedom E-SDK
 - git clone --recursive https://github.com/sifive/freedom-e-sdk.git
 - cd freedom-e-sdk
 - **set** RISCV_PATH=/home/tools-path/riscv64-unknown-elf-gcc-8.2.0-2019
- Building an Example

make PROGRAM=hello TARGET=qemu-sifive-e31 software

• Run Example

make simulate PROGRAM=hello TARGET=qemu-sifive-e31

coremark dhrystone empty example-itim example-pmp example-spi example-user-mode example-user-syscall ✓ hello local-interrupt multicore-hello return-fail return-pass sifive-welcome software-interrupt test-coreip timer-interrupt




How Freedom E SDK use Freedom Metal?

V-USIN 🔀

41

make simulate PROGRAM=hello TARGET=qemu-sifive-e31







 \mathbf{i}

42

DTS file - design.dts

Device Tree Source file (DTS) that describe the physical devices of a design or hardware.








Metal Library referencing BSP Files


Metal header files and settings.mk referenced by Freedom-Metal library during build for a design (TARGET).

See freedom-e-sdk/bsp/<target>/install/lib/release/libmetal.a





Allowing for Portable Software





Linux



Linux Distributions and FreeBSD

- Early Support







Fedora on RISC -V

Through the works of David Abdurachmanov

- ~20% of Fedora packages built for RISC-V
- Pre-build images available for Qemu and HiFive Unleashed
 - Build farm running, producing nightly images
- No signed RPM yet
- No images for Fedora Workstation/Server


Want to know more/get involve, see

<u>https://fedoraproject.org/wiki/Architectures/RISC-V</u>

Interest to try it out,

- Self Hosting images available
- <u>https://fedoraproject.org/wiki/Architectures/RISC-V/Installing</u>










Debian Distro Package Build Status

What percent is built for each architecture (past two weeks)



Open Software on Open Hardware RISC-V Debian Port Goals

- Software-wise, this port will target the Linux kernel
- Hardware-wise, the port will target the 64-bit variant, little-endian


84% of all Debian packages

- Debian Distro runs on HiFive Unleashed with SiFive Freedom U540 SoC
- No Debian installer yet
- See Freedom-U-SDK for current, Buildroot based

https://github.com/sifive/freedomu-sdk

https://wiki.debian.org/RISC-V







Zero Stage Bootloader (ZSBL): Mask ROM

- Reset vector of all harts, baked into a mask ROM on die
- Looks at DIP switches and loads a partition from the SPI flash (or SD card in a recovery mode)

First Stage Bootloader (FSBL): SPI Flash

- Loaded from SPI flash into the L2 LIM
- Initializes the DRAM, Ethernet, and PRCI (clock controller)
- Loads a bootloader from the SD card

Berkeley Boot Loader (bbl - First stage bootloader)

- Runs in machine-mode
- Filters the device tree for Linux (disables the S51 hart)
- Contains trap handles for unimplemented instructions
 - rdtime, which traps to the CLINT
 - Floating-point on systems without hardware FP
- Contains an SBI implementation, which says resident during Linux
 - Handles remote fences and IPIs via the CLINT
 - Helper functions for an early debug console
- Loads a flat binary Linux image





Linux boots expects the system to be in the following state

- a0 contains a unique per-hart id
- a1 contains a pointer to device tree, as a binary flattened device tree (DTB)
- Memory is identity mapped
- The kernel's ELF image has been loaded correctly
- Handle impedance mismatch between RISC-V spec and what Linux expects
- Perform "hart lottery," which is a very short AMO-based sequence that picks the first hart to boot, while the rest spin, until they can proceed

Proceed with a fairly standard Linux early boot process:

- A linear mapping of all physical memory is set up, with PAGE_OFFSET as the offset
- Paging structures are initialized and then used (BBL boots with paging enabled)
- The C runtime is set up, which includes the stack and global pointers
- A spin-only trap vector is set up that catches any errors early in the boot process
- start_kernel is called to enter the standard Linux boot process

RISC-V Linux setup_arch

- Unconditionally enable the EARLY_PRINTK console via the SBI
- When kernel command line is parsed, and the early arch-specific options are dealt with, user can only control the amount of physical memory actually used by Linux
- The device tree's memory map is parsed in order to find the kernel image's memory block, which is marked as reserved. The rest of the device tree's memory is released to the kernel for allocation
- The memory management subsystem is initialized, only ZONE_NORMAL is support
- Any other hart in the system is woken up
- Processor's ISA is read from the device tree, which is used to fill out the HWCAP field in the ELF auxvec. This allows userspace programs to determine what the hardware they're executing on looks like. Homogeneous ISA is assume
- Return control back to the upstream kernel code





Getting Started

- Freedom Studio from SiFive.com
 - $\circ~$ or Freedom E SDK & Metal
- RISC-V on Qemu
 - <u>https://risc-v-getting-started-</u> <u>guide.readthedocs.io/en/latest/index.</u> <u>html</u>

EMU

- sw-dev@groups.riscv.org
- To downloaff is build OEM Life frieenode

git clone https://git.qemu.org/git/qemu.git

cd qemu

git submodule init

./configure --target-list=riscv64-softmmu

```
./comityure
```

make



	Download Freedom Studio - v2019.05.0		
1.			
CARPINE ADDR	Windows	0	
n - Intervisio Debug (208 OpenOCD Debugging) cos_intervisio at P Tread #1 (Subpender: Similation) E boding 2. Into at load (Intervisio d138 De6040 E handle propio at into: 75 Okc04000166 E has, senjo at into: 75 Okc04000166	macOS	C	
panaca scv64-uniznjavn-e%gsb	Linux		

Sharting uder 43.090000 index(05): starting varies 3.2.5 43.040000 index(05): starting vader-3.2.5 15.350000 index(05): starting vader-3.2.5 15.350000 index(05): starting vader-3.2.5 http://starting.com/starting/st

penEmbedded nodistro.@ riscv64 /dev/console

```
isev64 login: root
biflier044:4: unme -4
invertiev64 4.15.8-0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier044:4: 15.8-0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 13 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 500 Tue Mar 15 22:43:00 UTC 2010 risev64 000/Linux
biflier04:4: 0.15.0-youth-standard #3 5
```