### RISC-V°

#### Hot Chips Tutorial, Part-I: RISC-V Overview and ISA Design

RISC-

Krste Asanovic Prof. EECS, UC Berkeley; Chairman of the Board, RISC-V Foundation; Co-Founder and Chief Architect, SiFive Inc. Stanford, CA August 18, 2019



# Why Instruction Set Architecture matters

#### Why can't Intel sell mobile chips?

- 99%+ of mobile phones/tablets based on ARM v7/v8 ISA
- Why can't ARM partners sell servers?
  - 99%+ of laptops/desktops/servers based on AMD64 ISA (over 95%+ built by Intel)
- How can IBM still sell mainframes?
  - IBM 360, oldest surviving ISA (50+ years)

#### ISA is most important interface in computer system where software meets hardware

# **Open Interfaces Work for Software!**

Field	Open Standard	Free, Open Implement.	Proprietary Implement.
Networking	Ethernet, TCP/IP	Many	Many
OS	Posix	Linux, FreeBSD	M/S Windows
Compilers	C	gcc, LLVM	Intel icc, ARMcc
Databases	SQL	MySQL, PostgresSQL	Oracle 12C, M/S DB2
Graphics	OpenGL	Mesa3D	M/S DirectX
ISA	?????		x86, ARM, IBM360

 Why not successful free & open standards and free & open implementations, like other fields?

# **Companies and their ISAs Come and Go**

#### Proprietary ISA fortunes tied to business fortunes and whims

- Digital Equipment Corporation
  - PDP-11, VAX, Alpha
- Intel
  - i960, i860, Itanium
- MIPS
  - Sold to Imagination, then bought by Wave AI startup, now opening R6?
- SPARC
  - Was opened by Sun, acquired by Oracle, now closed down
- ARM
  - Sold to Softbank at >40% premium
  - Now 25% sold off to Abu Dhabi investment fund




# Today, many ISAs on one SoC

- Applications processor (usually ARM)
- Graphics processors
- Image processors
- Radio DSPs
- Audio DSPs
- Security processors
- Power-management processor
- > dozen ISAs on some SoCs each with unique software stack

#### Why?

- Apps processor ISA too big, inflexible for accelerators
- IP bought from different places, each proprietary ISA
- Engineers build home-grown ISA cores



NVIDIA Tegra SoC




# Do we need all these different ISAs? Must they be proprietary? Must they keep disappearing?

What if there was one stable free and open ISA everyone could use for everything?



## **RISC-V Background**

- In 2010, after many years and many research projects using MIPS, SPARC, and x86, time for architecture group at UC Berkeley to choose ISA for next set of projects
- Obvious choices: x86 and ARM
  - x86 impossible too complex, IP issues
  - ARM mostly impossible complex, no 64-bit in 2010, IP issues
- So we started "3-month project" during summer 2010 to develop clean-slate ISA
  - Principal designers: Andrew Waterman, Yunsup Lee, David Patterson, Krste Asanovic
- Four years later, May 2014, released frozen base user spec
  - many tapeouts and several research publications along the way
- Name RISC-V (pronounced "risk-five") represents fifth major Berkeley RISC ISA





### Hot Chips 2014



# RISC-V Foundation (2015-)

- RISC-V is the opensource hardware Instruction Set Architecture (ISA)
- Frozen base user spec released in 2014, contributed, ratified, and openly published by the RISC-V Foundation

The RISC-V Foundation is a non-profit entity serving members and the industry

Our mission is to accelerate RISC-V adoption with shared benefit to the entire community of stake holders.

- Drive progression of ratified specs, compliance suite, and other technical deliverables
- Grow the overall ecosystem / membership, promoting diversity while preventing fragmentation
- Deepen community engagement and visibility

#### More than 250 RISC-V Members in 28 Countries Around the World

**RISC-V** Foundation Growth History 300 September 2015 to May 2019 275 250 225 200 13 Universities 175 150 29 Consulting; Research 125 23 Development Tools; SW and Cloud 100 104 Individual RISC-V developers and advocates \_75 51 Machine Learning/AI; Commercial Chip Vendors; FPGA; 50 **Broad Market; Networking; Application Processors, Graphics** 25 45 Semiconductor IP; IP and Design Services; Foundry Services 0 Q3  $\Omega 4$  $\Omega^1$ Q2 03 Q4 02 03  $\Omega^2$ 03  $\Omega 4$ Q2  $\Omega^1$  $\Omega 4$ 2015 2015 2016 2016 2016 2016 2017 2017 2017 2017 2018 2018 2018 2018 2019 2019







Previously, Vice-President of IBM Z Ecosystem division; President of OpenPOWER Foundation.

#### **Programs increase member value + engagement**



Technical Deliverables	Compliance + Certification	Visibility
<ul> <li>Guard against fragmentation</li> <li>Manage and progress technical deliverables through work groups and development team</li> <li>Process and initiate technical work groups</li> <li>Develop and manage member sandbox portal</li> </ul>	<ul> <li>Develop self serve testing and compliance certification suite</li> <li>Provide visibility to additional compliance certification and verification options</li> </ul>	<ul> <li>Drive constant drumbeat of member and foundation visibility through multiple media</li> <li>Engage in industry events and host Foundation events</li> <li>Cultivate strategic visibility through industry forums, analysts, and media</li> </ul>
Learning + Talent	Advocacy + Outreach	Marketplace
<ul> <li>Develop multi-level learning modules</li> <li>Connect universities, professors, and course material</li> <li>Develop badge and skill certification</li> <li>Match talent via online and event</li> </ul>	<ul> <li>Establish technical advocate program</li> <li>Engage geographic and domain specific engineers via advocate-led formal and informal opportunities</li> <li>Establish alliances with other</li> </ul>	<ul> <li>Provide online marketplace of providers and products</li> <li>Offer RFP matching to members</li> </ul>



#### **RISC-V Ecosystem**

**Open-source software:** 

Gcc, binutils, glibc, Linux, BSD, LLVM, QEMU, FreeRTOS, ZephyrOS, LiteOS, SylixOS, ...

#### **Commercial software:**

Lauterbach, Segger, IAR, Micrium, ExpressLogic, Ashling, Imperas, AntMicro, ...

#### Software

ISA specification Golden Model

#### Compliance

#### Hardware

#### **Open-source cores:**

RISC-

Foundation

Rocket, BOOM, RI5CY, Ariane, PicoRV32, Piccolo, SCR1, Swerv, Hummingbird, **Commercial core providers:** Andes, Bluespec, Cloudbear, Codasip, Cortus, C-Sky, Nuclei, SiFive, Syntacore, ...

#### Inhouse cores:

Nvidia, WDC, Alibaba, +others

# Why is RISC-V so popular?

- Engineers sometimes "don't see forest for the trees"
- The movement is *not* happening because some benchmark ran 10% faster, or some implementation was 30% lower power
- The movement *is* happening because *new business model* changes everything
  - Pick ISA first, then pick vendor or build own core
  - Add your own extension without getting permission
- Implementation features/PPA will follow
  - Whatever is broken/missing in RISC-V will get fixed



### **Modest RISC-V Project Goal**

# Become the industry-standard ISA for all computing devices



# **Industry Adoption Status**

- Large companies adopting RISC-V for deeply embedded controllers in their SoCs ("minion cores")
  - 2016 NVIDIA announced all future GPUs will use RISC-V
  - 2017 Western Digital announced transition of all billion cores/year to RISC-V
  - Others waiting in the wings CTOs across entire worldwide value chain of IC suppliers, system providers, service providers, are evaluating RISC-V strategies



# **RISC-V: An Everyday Design Choice**

- For embedded/IoT, RISC-V is already strong competitor, and other areas adopting RISC-V also
- Production ramp starting, expect "millions" of SoCs to ship with RISC-V cores in 2019
- SiFive announced >100 RISC-V IP design wins
- Andes announced 21 wins in 2018, 60 in 2019
- Message: You won't get fired for choosing RISC-V!



# **Replacing 2<sup>nd</sup>-tier ISAs**

- Smaller proprietary-ISA soft-core IP companies switching to RISC-V standard to access larger market:
  - Andes
  - Codasip
  - Cortus
  - C-Sky
  - others to announce

If you're a softcore IP provider, you should have a RISC-V product in development



### **Startups**

- Many startups choosing RISC-V for new products
- Esperanto announced 4,096-core 7nm RISC-V chip, with high-end OoO cores
- Fadu SSD controller announcement
- Kendryte AI microcontroller, \$3 chip with two RISC-V cores from open-source Rocket codebase
- Most are stealthy so will not be visible for a while

We haven't had to tell startups about RISC-V; they find out pretty quickly when shopping for processor IP



# **Commercial Ecosystem Providers**

- Mainstream commercial ecosystem support rapidly appearing
  - Lauterbach, Micrium, Segger, IAR, Express Logic, Imperas, UltraSOC, AntMicro, ...

#### Demand driving supply in commercial ecosystem



## **Government Adoption**


- India has adopted RISC-V
- US DARPA mandated RISC-V in recent security call for proposals
- Israel Innovation Authority creating GenPro incubator around RISC-V
- Shanghai Municipal Govt supporting RISC-V companies
- Other governments at various stages of investigation

If your country wishes to control security of its own information infrastructure, and promote its indigenous semiconductor industry, support RISC-V




PATTERSON HENNESS

### **RISC-V in Education**



RISC-V spreading quickly throughout curricula of top schools

# **RISC-V: Completing the Innovation Cycle**



Open ecosystem is key to keeping the virtuous cycle going



### **RISC-V ISA Tutorial**



### What's Different about RISC-V?

- Far smaller than other commercial ISAs
- Clean-slate design
  - Clear separation between user and privileged ISA
  - Avoids µarchitecture or technology-dependent features
- Modular ISA designed for extensibility/specialization
  - Small standard base ISA, with multiple standard extensions
  - Sparse &variable-length instruction encoding for vast opcode space
- Stable
  - Base and first standard extensions are frozen
  - Additions via optional extensions, not new versions
- Community designed
  - Developed with leading industry/academic experts and software developers



#### **RISC-V Base Plus Standard Extensions**

- Four base integer ISAs
  - RV32E, RV32I, RV64I, RV128I
  - RV32E is 16-register subset of RV32I
  - Only <50 hardware instructions needed for base
- Standard extensions
  - M: Integer multiply/divide
  - A: Atomic memory operations (AMOs + LR/SC)
  - F: Single-precision floating-point
  - D: Double-precision floating-point
  - G = IMAFD, "General-purpose" ISA
  - Q: Quad-precision floating-point
- Above use standard RISC encoding in fixed 32-bit instruction word
- Frozen in 2014, ratified 2019, supported forever after



## **RISC-V ISA String Conventions**

- RV32I
  - 32-bit address space, only basic integer instructions
- RV64IMAFDC (aka RV64GC)
  - 64-bit address space with integer multiply/divide, atomics, single and double precision floating-point and compressed
  - This is what current standard Linux distributions assume
- RV32EC (RV32E not ratified yet)
  - 32-bit address space with 16 integer registers and basic integer operations and compressed instructions
- RV128IMAFDQC (RV128 not ratified yet)
  - 128-bit address space with atomics, single/double/FP, and compressed instructions




# **RISC-V Processor Unprivileged State**

- XLEN=address width (32,64,128)
- XLEN-bit program counter (pc)
- 32 XLEN-bit integer registers (x0-x31)
  - **x0** always 0
  - RV32E variant has 16 registers (x0-x15)
- Optional 32 IEEE floating-point (FP) registers (f0-f31)
- FLEN=floating-point width (extensions F=32,D=64,Q=128)
- FP status register (fcsr), used for FP rounding mode & exception reporting

XLEN-1	FLEN-1 0
x0 / zero	fO
x1	f1
x2	f2
x3	f3
x4	f4
x5	f5
x6	f6
x7	f7
x8	f8
x9	f9
x10	f10
x11	f11
x12	f12
x13	f13
x14	f14
x15	f15
x16	f16
x17	f17
x18	f18
x19	f19
x20	f20
x21	f21
x22	f22
x23	£23
x24	£24
x25	£25
x26	f26
x27	£27
x28	f28
x29	f29
x30	f30
x31	f31
XLEN	FLEN
XLEN-1 0	31 0
pc	fcsr
XLEN	32

#### **RISC-V Standard Base ISA Details**



- 32-bit fixed-width, naturally aligned instructions
- 31 integer registers x1-x31, plus x0 zero register
- rd/rs1/rs2 in fixed location, no implicit registers
- Immediate field always sign-extended (from instr[31])
- Floating-point adds f0-f31 registers plus FP CSR, also fused mul-add four-register format
- Designed to support PIC and dynamic linking



#### RV32I Base Unprivileged Instructions

imm[31:12]				rd	0110111	LUI
	imm[31:12]				0010111	AUIPC
imr	imm[20 10:1 11 19:12]			rd	1101111	JAL
imm[11:0		rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1]11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1]11	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12]10:5]	rs2	rs1	110	imm[4:1]11	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0	)]	rs1	000	rd	0000011	LB
imm[11:0	0	rs1	001	rd	0000011	LH
imm[11:0	D	rs1	010	rd	0000011	LW
imm[11:0		rs1	100	rd	0000011	LBU
imm[11:0	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0	)]	rs1	000	rd	0010011	ADDI
imm[11:0	0]	rs1	010	rd	0010011	SLTI
imm[11:0	0]	rs1	011	rd	0010011	SLTIU
imm[11:0		rs1 rs1	100	rd	0010011	XORI
	imm[11:0]		110	rd	0010011	ORI
imm[11:0	)]	rs1	111	rd	0010011	ANDI
0000000	$\operatorname{shamt}$	rs1	001	rd	0010011	SLLI
0000000	$\mathbf{shamt}$	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
fm pree		rs1 00000	000	rd	0001111	FENCE
	00000000000			00000	1110011	ECALL
00000000	00000000001		000	00000	1110011	EBREAK



# "M" Integer Multiply-Divide Extension

- MUL returns lower XLEN of 2\*XLEN multiply product
- MULH returns upper XLEN bits of signed product
- MULHU returns upper XLEN bits of unsigned product
- MULHSU returns upper XLEN bits of signed\*unsigned product
- Implementation can fuse MUL+MULH{S}{U} for single microarch multiply

0000001	rs2	rs1	000	rd	0110011	MUL
0000001	rs2	rs1	001	rd	0110011	MULH
0000001	rs2	rs1	010	rd	0110011	MULHSU
0000001	rs2	rs1	011	rd	0110011	MULHU
0000001	rs2	rs1	100	rd	0110011	DIV
0000001	rs2	rs1	101	rd	0110011	DIVU
0000001	rs2	rs1	110	rd	0110011	REM
0000001	rs2	rs1	111	rd	0110011	REMU

#### **RV32M Standard Extension**



# **RISC-V Memory Model**


- RISC-V has a base weak memory model (RVWMO)
  - Multi-copy atomic
    - store becomes visible to all other threads at same point
  - Similar to revised ARM v8 memory model
- Optional TSO extension defined (RVTSO)
  - Strictly upwards-compatible with RVWMO
  - Similar to x86 memory model
- Complete axiomatic and operational formal models available



### "A": Atomic Operations Extension

Two classes:

- Atomic Memory Operations (AMO)
  - Fetch-and-op, op=ADD,OR,XOR,MAX,MIN,MAXU,MINU
- Load–Reserved/Store Conditional



- With forward-progress guarantee for short sequences
- All atomic operations can be annotated with two bits (Acquire/Release) to implement release consistency or sequential consistency

# Floating-Point Extensions "F","D","Q"

- FP extensions add set of 32 FP registers f0-f31, width is FLEN
  - F = 32-bit single-precision IEEE FP (FLEN >= 32)
  - D = 64-bit double-precision IEEE FP (FLEN >= 64)
  - Q = 128-bit quad-precision IEEE FP (FLEN = 128)
  - Q implies D, D implies F
- Non-destructive fused multiply-adds supported
  - New instruction format with three sources and one destination
- Narrower FP results are "NaN-boxed" to wider FP regs
  - Result 1-extended to full FLEN width to avoid implementation-defined behavior, e.g., on RV64ID system, 32-bit FP result widened to FLEN=64 by filling upper 32 bits with all "1"s.
  - Narrower results treated as NaN if incorrectly used as source to wider FP instruction



### **Variable-Length Encoding**

xxxxxxxxxxaa 1

16-bit (aa  $\neq$  11)

	******	xxxxxxxxxxbbb11	$32 ext{-bit} (bbb  eq 111)$
$\cdots$ xxxx	*****	xxxxxxxx011111	48-bit
$\cdot\cdot\cdot \mathbf{x}\mathbf{x}\mathbf{x}\mathbf{x}$	*****	xxxxxxxx0111111	64-bit
$\cdots xxxx$	*****	xnnnxxxxx1111111	$(80+16*nnn)$ -bit, nnn $\neq$ 111
$\cdots$ xxxx	*****	x111xxxxx1111111	Reserved for $\geq 192$ -bits

Byte Address: base+4 base+2 base

- Extensions can use any multiple of 16 bits as instruction length
- Branches/Jumps target 16-bit boundaries even in fixed 32-bit base
  - Consumes 1 extra bit of jump/branch address



#### **"C": Compressed Instruction Extension**

Deserting (rober graphing of www.perlgraphin.com

- Compressed code important for:
  - low-end embedded to save static code space
  - high-end commercial workloads to reduce cache footprint
- C extension adds 16-bit compressed instructions
  - 2-address forms with all 32 registers
  - 2-address forms with most frequent 8 registers
- 1 compressed instruction expands to 1 base instruction
  - Assembly lang. programmer & compiler oblivious
  - Assembler and linker perform compression in current tool chains)
  - RVC ⇒ RVI decoder only ~700 gates (~2% of small core)
- All original 32-bit instructions retain encoding but now can be 16-bit aligned
- 50%-60% instructions compress ⇒ 25%-30% smaller





Base Integer	Veneration	metione (1)	16414301
Category Name			4 128)I Base
Loads Load Byte		гв	rd, rel, imm
Load Halfword		1.H	rd, rsl, imm
Load Word		P{AIDIO}	rd, rsl, imm
Load Byte Unsigned		1.80	rd, ral, imm
Load Half Unsigned			rd, rsl, imm
Stores Store Byte		SB	rsl, rs2, imm
Store Halfword		SH	rsl,rs2,imm
Store Wor		S[WIDIQ]	rsl, rs2, imm
Shifts ShiftLeft		SLL{ W D}	rd, rsl, rs2
Shift Left Immediate		SPTI{ [M   D}	rd, rsl, shamt
Shift Righ		SRL{ W D}	rd, ral, ra2
Shift Right Immediate		SRLI [ W   D ]	rd, rsl, shomt
Shift Right Arithmeti		SRA{  W D}	rd, rsl, rs2
Shift Right Arith Imm	-	SRAI [  W D]	rd, rsl, shamt
Arithmetic ADD		ADD[ W D]	rd, rs1, rs2
ADD Immediate	1	ADDI { IWID}	rd, ral, imm
SUBtrac		50B[ W D]	rd, rs1, rs2
Load Upper Imm	U	PRI	rd, imm
Add Upper Imm to PC	: U	AUIPC	rd, imm
Logical XOR	R	NOR	rd, rsl, rs2
XOR Immediate	• I	XORI	rd, rsl, imm
OR	R	OR	rd, ral, ra2
OR Immediate	• I	ORI	rd, ral, imm
ANI	R	AND	rd, rsl, rs2
AND Immediate	• I	ANDI	rd, rsl, imm
Compare Set <	R	SLT	rd, rs1, rs2
Set < Immediat	• I	SLTI	rd, rsl, imm
Set < Unsigned	R	SLTU	rd, rsl, rs2
Set < Imm Unsigne	1 I	SLTIU	rd, rsl, imm
Branches Branch =	SB	BEO	rsl, rs2, imm
Branch a	SB	BNE	rsl, rs2, imm
Branch <	SB	BLT	rsl, rs2, imm
Branch 2	SB	BGE	ral, ra2, imm
Branch < Unsigne	1 58	BLTU	rsl, rs2, imm
Branch ≥ Unsigne	I SB	BGEU	rsl, rs2, imm
Jump & Link 384	U)	JAL	rd, imm
kump & Link Register	1	JALR	rd, rsl, imm
Synch Synch thread	1 1	FENCE	
Synch Instr & Data	1	PENCE-I	
System System CALL	I	SCALL	
System BREAK	1	SBREAK	
Counters ReaD CYCLE	I	RDCYCLE	rd
ReaD CYCLE upper Hal	f 1	RDCYCLEH	rd
ReaD TIM	1	RDTIME	rd
ReaD TIME upper Hal	fI	RDTIMER	rd
ReaD INSTR RETIRE	1 1	RDINSTRET	rd
ReaD INSTR upper Hal	f I	RDINSTRETH	rd
		•	

#### +14 Privileged

+ 8 for M

+ 11 for A

+ 34 for F, D, Q + 46 for C

**RISC-V Reference Card** 

32-bit Instruction Formats

R	31	30	25	24	21	20	19	15 14	12	11	8	7	6	0
	1	funct7			rs2		rsI	funct	3		rd		oper	ode
I			mall	1:0	-		rsl	funct	3	rd			opec	зdе
s	im	m [11:5]		_	rs2		rsl	funct	3	im	m[4:0	1	oper	ode
SB	mma 12	imm	10:5		rs2		rst	funct	3	imm 4:1	in in	um[11]	oper	de
U	imm 31:12								rd		opeo	ode		
UJ	mma 20		mm 10	0.1	i	ram 11]	im	1.19:12			rd		oper	bde

#### RV32I / RV64I / RV128I + M, A, F, D, Q, C



#### **RISC-V Reference Card**

Base Integer In	1			RV Privileged Instr				xtensions: RV32		Optional Compre	ssed Instru	
Category Name	Ent	RV{32 6	4 128)I Dase	Category Name 1	mt RV mnemon	hiC	Category Name	$Fmt = RV{F D Q} ($	HP/SP,DP,QP)	Category Name	Frnt	RVC
Loads Load Byte	1	LB	rd, rsl, imm	CSR Access Atomic R/W	R CSRRW	rd, car, ral	Load Load	I PL{W, D, Q}	rd, rsl, imm	Loads Load Word	CL C.IM	rd', rsl', imm
Load Halfword	I	LH	rd, rel, imm	Abmic Read & Set Bit	R CSRRS	rd, car, ral	Store Store	S PS[W, D, Q]	ral, ra2, imm	Load Word SP	CI C. LWSP	rd, imm
Load Word	I	L(W D Q)	rd, rel, imm	Atomic Read & Clear Bit	R CSRRC	rd, car, ral		R FADD. (SIDIO)	rd, ral, ra2	Load Double		rd', rnl', imm
Load Byte Unsigned		LBU	rd, rel, imm	Atomic R/W Imm	R CSRRWI	rd, car, imm	SUBtract	R FSUB. [SIDIQ]	rd, ral, ra2	Load Double SP		rd, imm
Load Half Unsigned			rd, rol, imm	Atomic Read & Set Bit Imm	R CSRRSI		MULTIPHY			Load Quad		
Stores Store Byte		SB				rd, car, imm			rd, rs1, rs2			rd', ral', imm
(2) 7 (2) 7 (2)	1.1.1		rs1,rs2,imm	Atomic Read & Clear Bit Imm	R CSRRC1	rd, csr, imm	DIVide	R PDIV. (SIDIQ)	rd, rsl, rs2	Load Quad SP		rd, imm
Store Halfword		SH	rs1,rs2,imm	Change Level Env. Call	R ECALL		SQuare RooT	R FSORT [SIDIO]	rd, rsl	Load Byte Unsigned		rd', rsl', imm
Store Word	S	S{W D Q}	rs1,rs2,imm	Environment Breakpoint	R EBREAK			R PMADD. {SIDIQ}	rd,rsl,rs2,rs3	Float Load Word		rd',rsl',imm
Shifts Shift Left	R		rd,rs1,rs2	Environment Return	R ERET		Multiply-SUBtract	R PMSUB. (SIDIO)	rd,rs1,rs2,rs3	Float Load Double	CL C.FLD	rd',rsl',imm
Shift Left Immediate	1	SLLI( W D)	rd, rs1, shant	Trap Redirect to Superviso	R MRTS		Negative Multiply-SUBtract	R PMNSUB. (SIDIO)	rd,rsl,rs2,rs3	Float Load Word SP	CI C.FLWSP	rd, imm
Shift Right	R	SRL( W D)	rd, rs1, rs2	Redirect Trap to Hypervisor	R MRTH		Negative Multiply-ADD	R PMNADD. [SIDIQ]	rd,rs1,rs2,rs3	Float Load Double SP	CI C.FLDSP	rd, imm
Shift Right Immediate	I	SRLI( W D)	rd, rs1, shamt	Hypervisor Trap to Supervisor	R HRTS		Sign Inject SiGN source	R FSGNJ. (SIDIO)	rd, rsl, rs2	Stores Store Word	CS C.SW	rsl',rs2',imm
Shift Right Arithmetic	R		rd, rs1, rs2	Interrupt Wait for Interrupt	R WPI		Negative SiGN source	R PSGNJN. (SIDIO)	rd. ral. ra2	Store Word SP	CSS C. SHSP	rn2, imm
Shift Right Arith Imm			rd, rsl, shamt		R SPENCE.VM	ral	Xer SiGN source	R PSCHJR. (SIDIO)		Store Double		rsl',rs2',imm
Arithmetic ADD	R		rd,rs1.rs2	Optional Multiply-Div	the state of the s	and the second		R FMIN. (SIDIQ)	rd, ral, ra2	Store Double SP		rs2.imm
ADD Immediate	î		rd.rsl.imm	Category Name Fmt	RV32M (M		MAXimum	R PMAX. (SIDIO)	rd, rs1, rs2	Store Double SP		rs2,1mm rs1',rs2',imm
SUBtract	R			the second s	Contraction of the local division of the loc	and the second se	A 2 (Fight 10.17) (10.17) (10.17) (10.17)					
2247223324	U		rd, ral, ra2			rs1,rs2	Compare Compare Float		rd, rsl, rs2	Store Quad SP		rs2, imm
Load Upper Imm		LUI	rd, imm	Commentary Commentary Commentary Commentary	- CC (1) - C (	rel,re2	Compare Float <	R FLT. [S D 0]	rd, rs1, rs2	Float Store Word		rd', rsl', imm
Add Upper Imm to PC		AUIPC	rd,imm			rel.re2	Compare Hoat ≤		rd, rs1, rs2	Float Store Double		rd', rsl', imm
Logical XOR	R	XOR	rd, rsl, rs2			rs1,rs2	Categorize Classify Type			Float Store Word SP	CSS C. FSWSP	rd, imm
XOR Immediate	I	XORI	rd, rsl, imm	Divide DIvide R D	IV( W D) rd.	rs1.rs2	Move Move from Integer	R PMV.S.X	rd, rsl	Float Store Double SP	CSS C. FSDSP	rd,imm
OR	R	OR	rd, rs1, rs2	DIVide Unsigned R D	IVU rd,	rsl,rs2	Move to Integer	R PMV.X.5	rd, rsl	Arithmetic ADD	CR C.ADD	rd, rsl
OR Immediate	I	ORI	rd, rsl, imm	RemainderREMainder R R	EM( W D) rd.	rs1,rs2	Convert Convert from In	R POT. (SIDIO) .	rd, ral	ADD Word	CR C. ADDW	rd', rs2'
AND	R	AND	rd, rsl, rs2	REMainder Unsigned R p	EMU/(WID) rd.	rsl.rs2	Convert from Int Unsigned	R POVT. (SIDIQ)	U rd,rsl	ADD Immediate	CI C.ADDI	rd, imm
AND Immediate		ANDI	rd, rsl, imm	Optional Atomic Inst	ruction Extens	sion: RVA	Convert to Int	R POVT.W. (SIDIQ)	rd, rsl	ADD Word Imm	CI C ADDIR	rd, 1mm
Company: Set <	R	SLT	rd, rs1, rs2	Category Name Emt	RV(32 64 128	A (Atomic)	Convert to Int Unsigned		l rd ral	ADD SP Imm * 16		-
Set < Immediate		SLTI	rd, rsl, imm	Load Load Reserved R I	R. (WIDIO)	rd, rs1	Configuration Read Stat		rd	ADD SP Imm 10		
	-				C. (Wiple)	rd, rel, rs2						
Set < Unsigned			rd, rsl, rs2		MOSWAP. (W D Q)		Read Rounding Mode		rd	Load Immediate		rd, imm
Set < Imm Unsigned			rd, rsl, imm				Read Hags	R PRPLACS	rd	Load Upper Imm		rd, imm
Branches Branch =		BEQ	rsl,rs2,imm		MOADD. (W D Q)		Swap Status Reg		rd,rsl		CR C.MV	rd, rsl
Branch #	SB	BNE	rsl,rs2,imm		MOXOR. (W D Q)		Swap Rounding Mode	R FSRM	rd, rsl	SUB	CR C.SUB	rd', rn2'
Branch <	SB	BLT	rsl,rs2,imm		MOAND. (W D Q)	rd,rs1,rs2	Swap Flags	R TIFLAC	rd,rml	SUB Word	CR C.SUBW	rd',rs2'
Branch ≥	SB	BCE	rsl, rs2, imm		MOOR. {W D Q}	rd,rsl,rs2	Swap Rounding Mode In m		rd, imm	Logical XOR	CS C. XOR	rd', rs2'
Branch < Unsigned	SB	BLTU	rsl, rs2, imm		MOMIN. (W D Q)	rd,rs1,rs2	Curve Drove a	I PORTAGE	ert imm	OR	CS C.OR	rd', rs2'
Branch ≥ Unsigned	SB	BGEU	rsl, rs2, imm	MAXimum R /	MOMAX . {W   D   Q }	rd,rs1,rs2				AND	CS C. AND	rd', ra2'
			rd, imm	MINimum Unsigned R	MONINU. (WIDIO)	rd.rsl.rs2				AND Immediate		rd', rn2'
Jump & Link Register	I	JALR	rd, rsl, imm	MAXimum Unsigned R 7	MOMAKU. (WIDIO)	rd,rs1,rs2				Shifts ShiftLeftImm	CI C. SLLI	rd, imm
Synch Synch thread	ī	PENCE		04/1/		A		F D C		Shift Right Immediate		rd', imm
	- 1	PENCE.I				/ \	n <sub>2</sub> ,		11/	Shift Right Arith Imm		-
Synch Instr & Data System System CALL		SCALL			_				<b>X</b> ( /	Branches Branch-0	CB C. BEQZ	rd',imm
	-			to be detect and the bit to	and an at loss for an		L		· J ·			ral',imm
System BREAK		SBREAK		16-bit (RVC) and 32-bit I	ISTICKLION FORD	nan s					CB C.BNEZ	rsl',imm
Counters Read CYCLE			rd	15 14 13 12 11 10 9 8 1		0	- 100		$\sim$	Jump Jump	CJ C.J	.1.00m
ReaD CYCLE upper Half	1		rd	CI funct4 rd/rs1	m2   oj	P	30 25 24 21 20 1			Jump Register		rd, rul
ReaD TIME	I	RDTIME	rd	CSS funct3   imm rd/rs1	imm of		30 20 24 21 24 unct7 82	ral fuert	n opcode	Jump & Link 384	CJ C. JAL	1.000
ReaD TIME upper Half	I	RDTIMPH	rd	CTW funct3 imm	n-2 oj	P T	imm[11:0]	rsl fu cts	rd opcode	Jump & Link Register	CR C.JALR	r 91
ReaD INSTR RETIREd	I	RDINSTRET	rd	Cl funct3 imm funct3 imm rsf	immi rd <sup>e</sup> og	s in	m [11:5] rs2	ISI funct3 imm	n[4:0] opcode	System Env. BREAK	CI C. EBREAL	ĸ
ReaD INSTR upper Half	I	RDINSTRETH	rd	CS funct3 imm rs1'	imm rd oj imm rs2 oj	() () () () () () () () () () () () () (	imm 10:5 rs2	rs1 funct3 imm[4:1	imm[11] opcode			00
				CB funct3 offset rs1'	offset of		imm 31:12]		rd opcode			39
				Funct3 jump ta	rget of	p Imra[20	imm[10:1] [imm[11]	imm[19:12]	rd opcode			00
				CJ				CONTRACTOR AND				

# 

NRISC-V

#### RV32I / RV64I / RV128I + M, A, F, D, Q, C RISC-V "Green Card"

#### **RISC-V** Reference Card

				0									RESC-V	a conc	- Citt	Galu
Base Integer 1	Instr	uctions (3)	2 64 128	RV Privileged Instructions (32 64 128)					3 Optional IP	{F D Q}	Optional Co	mpress	ed Inst	uctions: RVC		
Category Name	Fint	RV{32]6	4 128)I Dase	Category	Name	Frnt B	RV mnemonic		Category Name	Frrit	$RV{F[D]Q}$ (I	HP/SP,DP,QP)	Category Nam	e F	rrat	RVC
Loads Load Byte	I	гв	rd, rel, imm	CSR Access	Atomic R/W	RG	ISRRW zd, ca	r,ral	Load Loa	dI	PL{W,D,Q}	rd, rsl, imm	Loads Load	Word (	CL C.LW	rd', rsl', imm
Load Halfword	I	1.H	rd, rsl, imm	Atomic R	tead & Set Bit	RC	ISRRS rd, cs	r, ral	Store Store	e s	P5[W,D,Q]	rsl, rs2, imm	Load	Word SP	CI C.LWS	rd, imm
Load Word	I	L{WIDIO}	rd, rsl, imm	Atomic Re	ad & Clear Bit	RC	ISRRC rd, cs	r, ral	Arithmetic ADI	DR	PADD. (SIDIO)	rd, rsl, rs2	Load	Double	CL C.LD	rd', rsl', imm
Load Byte Unsigned	I	1.ВП	rd, ral, imm	Ato	mic R/W Imm	RC	ISRRWI rd, cs	r, imm	SUBtract	R	PSUB_{SIDIQ}	rd, rsl, rs2	Load Do	uble SP	GI C.LWSI	rd, imm
Load Half Unsigned	I	L{HIWID}U	rd, rsl, imm	Atomic Read 8	k Set Bit Imm	RC	ISRRSI rd, cs	r,imm	MULTiply	R	FMUL . {SIDIO}	rd, rsl, rs2	Lo	ad Quad	CL C.LQ	rd', rsl', imm
Stores Store Byte			rsl, rs2, imm	Atomic Read & (		RC	ISRRCI rd, cs				PDIV. [SIDIQ]	rd, rsl, rs2			CI C.LOS	
Store Halfword	5	SH	rsl, rs2, imm	Change Level	Env. Call	RE	CALL		SQuare RooT	R	FSORT. (SIDIO)	rd, ral	Load Byte U			rd', rsl', imm
Store Word	S	5[W D 0]	rsl, rs2, imm	Environme	nt Breakpoint	RE	BREAK			-	FMADD. { 51010}	rd.ral.ra2.ra3	FloatLo	ad Word	CL C.PLW	rd', rsl', imm
Shifts ShiftLeft		5LL( W D)	rd, ral, ra2	-1	nmentReturn	RE	RET				PMSUB. [51DIQ]		Float Load	Double 4	CL C.PLD	rd', rnl', imm
ShiftLeft Immediate			rd, ral, shamt	Trap Redirect	to Superviso		ART5		Negative Multiply-SUBtract				Float Load	Nord SP	CI C.PLW	
Shift Right			rd, ral, ra2	Redirect Trap	•		ARTH		Negative Multiply-ADD				Float Load De			
Shift Right Immediate			rd, rsl, shamt	Hypervisor Trap		RH	IRT5		Sign Inject SiGN source					Word (		ral', ra2', imm
Shift Right Arithmetic			rd, rnl, rn2	Interrupt wa			CP I		Negative SiGN source						SS C. SWS	
Shift Right Arith Imm			rd, rsl, shamt		ET VEROF FENCE		SPENCE. VM ral				PSGNJX . [SIDIQ]			Double (		ral', ra2', imm
Arithmetic ADD			rd, ral, ra2	-			Extension: RV3	M		-	PMIN_{5 D 0}	rd, rsl, rs2	1		SS C. 5D5	
ADD Immediate			rd, ral, imm	Category	Name Fint		RV32M (Mult-Div)				PHAX. [51010]	rd, ral, ra2		re Quad (		rsl',rs2',imm
SUBtract	-		rd, rs1, rs2			мпт. ( 1)		2	Compare Compare Hoat	-		rd, rsl, rs2	1		SS C.505	
Load Upper Imm		PAT	rd, imm	MULtiply up		MULH	rd,rsl,rsl		Compare Float <			rd, ral, ra2		re Word C		rd', ral', imm
Add Upper Imm to PC		AUIPC	rd, imm	MULtiply Half S		MULHS			Compare Float S			rd,rsl,rs2	Float Store			
Logical XOR		XOR	rd, ral, ra2	MULtiply upper F		MULHU			Compare Float S Categorize Classify Typ				Float Store			
XOR Immediate		XOR	rd, ral, rax	the second		DIA 1			Move Move from Integer			rd,rsl	Float Store D			
XOR Immediate OR		OR	rd, ral, imm	DIVICE DIVide U		DIAN	wiDi rd,rsi,rs; rd,rsi,rs;		Move to Integer			rd, rsl	Arithmetic		R C.ADD	rd, rsl
OR Immediate		ORI	rd, ral, imm	RemainderRE		REM [ ]			Convert Convert from In						R C.ADD	
OR Immediate AND		AND	rd, ral, imm rd, ral, ra2	REMainder U		REMU (			Convert from Int Unsigned						CI C.ADD	
AND Immediate							ion Extension: R				PCVT_W_{SIDIQ}					
	-	ANDI	rd, rsl, imm				(32 64 128 A (Ato								CI C.ADD	
Compare Set <		SLT	rd, rs1, rs2	Category	Name Frat				Convert to Int Unsigned				1			165P x0, imm
Set < Immediate		SLTI	rd, rsl, imm	Load Load R		LR. W			Configuration Read Stat			rd				(4SPN rd', imm
Set < Unsigned		SLTU	rd, rsl, rs2	Store Store Co		SC. W			Read Rounding Mode		PREM	rd		mediate		rd, imm
Set < Imm Unsigned		SLTIU	rd, rwl, imm	Swap			AP. [WIDIO] rd, rs		Read Flags			rd	Load Upp	er Imm		rd, imm
Branches Branch =		BEO	rsl, rs2, imm	Add			D. [W D O] rd, ra		Swap Status Reg		FSCSR	rd, ral			CR C.MV	rd, rsl
Branch #			rsl, rs2, imm	Logical			R.[WIDIQ] rd, rs	-	Swap Rounding Mode			rd, rsl			R C.SUB	rd', rs2'
Branch <		BLT	rsl, rs2, imm				D. {W D Q} rd, rs		Swap Flags			rd, ral			R C.SUB	· · · · · · · · · · · · · · · · · · ·
Branch ≥			rsl, rs2, imm	Bains ( Bains			[W D Q] rd, ra		Swap Rounding Mode Imm			rd, imm	Logical		S C.XOR	rd', ra2'
Branch < Unsigned			rsl,rs2,imm				N.{WIDIO} rd,rs		Swap Flags Imm			rd,imm			S C.OR	rd',rn2'
Branch ≥ Unsigned		BGEU	rsl, rs2, imm	-11			X. [W D Q] rd, rs.	- 11	3 Optional IP Exte						S C.AND	rd', rn2'
Jump & Link JBL		JAL	rd, imm	MINimum U			NU. [WIDIQ] rd, rs.				$RV{F[D]Q}$ (i				B C.AND	and the second sec
Jump & Link Register		JAIR	rd, rsl, imm	MAXimum U	reagned R	AMOMAS	XII. [W D Q] rd, rs	, r = 2	Hove Move from Integer			rd, rsl			CI C.SLL	
Synch Synch thread		FENCE							Move to Integer			rd,ral	Shift Right Im			
Synch Instr & Data		PENCE_I		-					Convert Convert from In				Shift Right Ar			
System System CALL		SCALL				_			Convert from Int Unsigned						CB C.BEQ	
System BREAK		SBREAK		16-bit (RVC)	and 32-bit.	uistra	iction Formats				PCVT_{L T}_{5				B C.BNE	ral',imm
Counters ReaD CYCLE	I	RDCYCLE	r d	15 14 13 1	2 11 10 0 8	7 6 3	1 1 2 1 0	l	Convert to Int Unsigned	R	PCVT. (LIT)U. (S	SIDIQ) rd,rs1	Jump		CJ C.J	1.mm
ReaD CYCLE upper Half	I	RDCYCLEH	rd	CI funct4	rd/rs1	1	vs2   op-		30 25 24 21 20	19	15 14 12 11 8	8 7 6 0		Register (		rd, rsl
ReaD TIME	1	RDTIME	rd	CSS funct3 im			imm op R	0.	00 20 24 21 20 funct7 rs2	19 rsl		rd opcode	Jump & Link		CJ C.JAL	i mm
ReaD TIME upper Half		RDTIMEH	r d	CIW funct3 funct3	imm imm		nd op I		:mra[11:0]	rsl		rd opcode	Jump & Link			
ReaD INSTR RETired		RDINSTRET	r d	funct3	imm rsl'	imm	rd' op S		im[11:5] rs2	rsl		m[4:0] opcode	System Env.	BREAK	CI C.EBRI	AK
ReaD INSTR upper Half	1	RDINSTRETH	rd	CS funct3	imm rsl'	imm	rs2' op SB	imra[12]	imm[10:5] rs2	rsl		] imm[11] opcode				40
				CB funct3	offset rs1'		uffset op U	100000000	imm 31:12 mma[10:1] imm 11]	1.0		rd opcode rd opcode				40
				CJ funct3	jump	target	op UT	mm[20]	initiational management	10	111113:12	rd opcode				




## **Simplicity breeds Contempt**

- How can simple ISA compete with industry monsters?
- How do measure ISA quality?
  - Static code bytes for program
  - Dynamic code bytes fetched for execution
  - Microarchitectural work generated for execution




#### SPECint2006 compressed code size with save/restore optimization (relative to "standard" RVC)




RISC-V now smallest ISA for 32- and 64-bit addresses

All results with same GCC compiler and options



- RV64GC is lowest overall in dynamic bytes fetched
  - Despite current lack of support for vector operations

43



Multiple microinstructions from one macroinstruction Or one microinstruction from multiple macroinstructions



## **RISC-V Macro-Op Fusion Examples**

"Load effective address LEA" &(array[offset])
 slli rd, rs1, {1,2,3}

add rd, rd, rs2


- "indexed load" M[rs1+rs2]
   add rd, rs1, rs2
   ld rd, 0(rd)
- "clear upper word" // rd = rs1 & 0xffff\_fff

slli rd, rs1, 32

srli rd, rd, 32

- Can all be fused simply in decode stage
  - Many are expressible with 2-byte compressed instructions, so effectively just adds new 4-byte instructions
- RISC-V approach: use macroop fusion, don't grow ISA

## RISC-V Competitive µarch Effort after Fusion





### **Dave Ditzel, Esperanto**

RISC-V wasn't even on the shopping list of alternatives, but the more Esperanto's engineers looked at it, the more they realized it was more than a toy or just a teaching tool. "We assumed that RISC-V would probably lose 30% to 40% in compiler efficiency [versus Arm or MIPS or SPARC] because it's so simple," says Ditzel. "But our compiler guys benchmarked it, and darned if it wasn't within 1%."

[Article by Jim Turley, EE Journal, December 13, 2017]



### **Fragmentation versus Diversity**



#### Fragmentation:

Same thing done different ways





#### **Diversity:** Solving different problems





## **RISC-V Encoding Terminology**

**Standard:** defined by the Foundation **Reserved:** Foundation might eventually use this space for future standard extensions **Custom:** Space for implementer-specific extensions, never claimed by Foundation



## **RISC-V Custom Extension Example**

Standa	ard F Soft			FD		Custom SW Libraries	
Base RV32I	М	A	F	D	Reserved	Custom	Custom



## **RISC-V Custom Extension Example 2**

Standard RV32IMA Software		Custom SW Libraries				
Base RV32I M	A	Non-Conforming Extension	Custom	Custom		



## **RISC-V Privileged Architecture**

#### Three privilege modes

- User (U-mode)
- Supervisor (S-mode)
- Machine (M-mode)
- Supported combinations of modes:
  - M (simple embedded systems)
  - M, U (embedded systems with protection)
  - M, S, U (systems running Unix-style operating systems)
- Hypervisors run in modified S mode (HS) (in progress)
  - Prioritizes support for Type-2 Hypervisors like KVM
  - Can also support Type-1 Hypervisors in same model




#### Simple Embedded Systems (M-mode only)

- No address translation/protection
  - "Mbare" bare-metal mode
  - Trap bad physical addresses precisely
- All code inherently trusted
- Low implementation cost
  - 2<sup>7</sup> bits of architectural state (in addition to user ISA)
  - +2<sup>7</sup> more bits for timers
  - +2<sup>7</sup> more for basic performance counters



#### Secure Embedded Systems (M, U modes)

- M-mode runs secure boot and runtime monitor
- Embedded code runs in U-mode
- Physical memory protection (PMP) on U-mode accesses
- Interrupt handling can be delegated to U-mode code
  - User-level interrupt support
- Provides arbitrary number of isolated subsystems
- Ongoing work to define trusted execution environments






#### Virtual Memory Architectures (M, S, U modes)

- Designed to support current Unix-style operating systems
- Sv32 (RV32)
  - Demand-paged 32-bit virtual-address spaces
  - 2-level page table
  - 4 KiB pages, 4 MiB megapages
- Sv39 (RV64)
  - Demand-paged 39-bit virtual-address spaces
  - 3-level page table
  - 4 KiB pages, 2 MiB megapages, 1 GiB gigapages
- Sv48, Sv57, Sv64 (RV64)
  - Sv39 + 1/2/3 more page-table levels



## S-Mode runs on top of M-mode

- M-mode runs secure boot and monitor
- S-mode runs OS
- U-mode runs application on top of OS or M-mode





## Hypervisor

- Supports Type-2 hypervisors (e.g., KVM) as well as Type-1 hypervisor (e.g., Xen)
- Current draft spec implemented in QEMU with early KVM port
- Supports recursive virtualization



## **RISC-V and Security**

Security is one of biggest challenges in contemporary computer architecture, so which to trust?

- Simple free ISA with open implementations and publicly scrutinized security systems
- Complex proprietary ISAs with NDA-only security systems

RISC-V already the center of security architecture research

 Small set of hardware primitives support everything from embedded security to remote cloud enclaves

# Foundation ISA Standards Development

- Unprivileged base and initial extensions now ratified
  - RV32IMFDC, RV64IMFDC
  - "A" extension has one minor issue to resolve (LR/SC progress)
  - User ISA stable since 2014 release
- Run/halt debug spec ratified
- Memory model ratified
- Privileged spec 1.11 ratified
- Formal model available (SAIL)
- Vector specification 0.7.1 and tools released June 2019
  - Largest single extension to date
  - Target of advanced implementation work
- Other new ISA modules in advanced development:
  - Fast interrupts, DSP, Bit manipulation, Hypervisor, ...
- Member-driven ISA roadmap



#### **RISC-V Vector Extension Overview**

vl

Vector length CSR sets number of elements active in each instruction vtype

Vtype sets width of element in each vector register (e.g., 32-bit, 16-bit)

v31[0]	v31[1]	v31[VLMAX-1]
4[0]		
v1[0]	v1[1]	v1[VLMAX-1]
v0[0]	v0[1]	 v0[VLMAX-1]
	v31[0] v1[0] v0[0]	v1[0] v1[1]

- Unit-stride, strided, scatter-gather, structure load/store instructions
- Rich set of integer, fixed-point, and floating-point instructions
- Vector-vector, vector-scalar, and vector-immediate instructions
- Multiple vector registers can be combined to form longer vectors to reduce instruction bandwidth or support mixed-precision operations (e.g., 16b\*16b->32b multiply-accumulate)
- Designed for extension with custom datatypes and widths

Maximum vector length (VLMAX) depends on implementation, number of vector registers used, and type of each element.

#### Join and Engage! RISCV Drive technical priorities in 20 focus areas

**HIDIA** 

Opcode Space Mgmt Standing Committee V Extension (Vector Ops) Task Group Software Standing Committee Cryptographic Extension Task Group Debug Specification Task Group Base ISA Ratification Task Group Privileged ISA Spec Task Group Fast Interrupts Spec Task Group UNIX-Class Platform Spec Task Group Memory Model Spec Task Group Formal Specification Task Group Processor Trace Spec Task Group Trusted Execution Env Spec Task Group Compliance Task Group B Extension (Bit Manipulation) Task Group J Extension (Dynam, Translated Lang) Task Group P Extension (Packed-SIMD Inst) Task Group

+ Security Committee and new Safety Task Group

RISC -V Fo und a tio n