

COMPUTE AND REDUNDANCY SOLUTION FOR THE FULL SELF-DRIVING COMPUTER



Pete Bannon, Ganesh Venkataramanan, Debjit Das Sarma, Emil Talpes, Bill McGee & Team

TISLI

OUTLINE

Goals

FSD Computer

FSD Chip

Neural Net Accelerator

Results

TISLA

PLATFORM GOALS

Autopilot hardware Features & Performance to support FSD

Focus exclusively on Tesla requirements

Retrofit existing HW2.x vehicles


Sub 100W

Lower part costs to enable redundancy architectures

Safety & Security

Reduce Software migration effort


FULL SELF DRIVING COMPUTER



Dual Redundant SOCs Redundant Power supplies Backward compatible connectors and form factor Overlapping camera field with redundant paths

TESLA

DRIVING THE CAR



TISLA

FSD CHIP GOALS

> 50 TOPS of neural network performance

High utilization (~80%)

Optimized for batchsize of one

Sub 40W/Chip

- Best in class power efficiency for Inference
- Latencies and design style of CPUs


GPU & CPUs for post processing & general purpose needs

Security & Safety needs

Modular to enable various platform redundancy uses

TESLF

FSD CHIP



14nm FinFET CMOS260 mm2, 6 billions transistorsAEC Q10037.5 x 37.5mm FCBGAAlready in production



FSD CHIP




Compute dominant chip

Tesla designed NN accelerator

Proven industry IPs for standard functions:

- CPUs
- GPU
- ISP
- H.265 video encoder
- Memory controller
- PHYs
- On chip interconnect
- Peripherals

NN ACCELERATOR



2 Independent instances 2Ghz+ Design 96x96 MACs (36.8 TOPS/NNA) Hardware SIMD, ReLU & Pool units 32MB SRAM/instance Bandwidth Optimized • Programs resident in SRAMs

Simple programming model

DEVELOPMENT CHALLENGES

Short dev cycle

• 14 months from Arch to Tape out

Simplified implementation


- Choosing proven IPs
- Simpler clock and power distribution

Memory density & speeds

Balanced programmability, flexibility within fast paced development

Simulation challenges (Esp. NNA)

Relative Speedup on our design



NNA DESIGN MOTIVATION

	A single convolution is a 7 deep nested for loop: 1. For each Image	Operation	MOPS	%
	 For each Output Channel For each Output X position For each Output Y position 	Convolution	34275	98.1
		Deconvolution	576	1.6
	5.For each Input Channel6.For each Input Y within kernelY	ReLU	123	0.1
And Constraints And Constraint	7. For each Input X within kernelX	Pooling	13	0.2

Example convolutional neural network

Inception like CNNs

99.7% of operations are multiply accumulates

Speeding up just MACs, by orders of magnitude, makes Quantization/Pooling more performance sensitive

Dedicated Quantization and Pooling HW to speed things all around

TISLA

CONVOLUTION REFACTORED FLOW


- Merge Output X & Output Y to create larger input to process
 Process OutputX.Y and Output Channel 96 at a time.
- 1. For each Image


4.

5.


6.

- 2. For (Output X * Output Y), step 96
- 3. For each Output Channel, step 96
 - For each Input Channel
 - For each Input Y within KernelY
 - For each Input X within KernelX






OUR COMPUTE SCHEME



TISLA

DESIGN PHILOSPHY



* Mark Horowitz "Computing's Energy Problem (and what we can do about it)", ISSCC 2014

Flexible state machine based control logic to reduce control power overheads

- Special complex Ops for fusing commonly used sequences like RELU-Shift-Sat
- Loop constructs built into state machines

Eliminate DRAM reads/writes

Minimize SRAM reads

Optimized MAC switching power

In place Data Reuse vs result movement


Single clock domain

DVFS enabled power & clock distribution


INSTRUCTION SET

Compact instruction set yet Powerful and Flexible Limited Out of order (DMA Rd, DMA Wr and Compute can be OOO & Simultaneous)

Stop




NNA MICROARCHITECTURE



TESLE

SIMD DATAPATH



Programmable SIMD unit

Rich Instruction set


- Signed/Unsigned INT & FP32 arithmetic
- Predication support for all instructions

Pipelined implementation of Quantization

• Fuses ReLu, Scale and Normalization layers

Full SIMD Program support


Argmax, Exponential, Sigmoid, Tanh and other functions



Output<7:0>


POOLING HARDWARE

Average and Max pooling support Built for most common small pooling sizes Rearranges output pixels to implement faster pooling Average pooling implemented with scaled reciprocals to avoid slow divide operation Larger pooling sizes are processed in MAC datapath




RESULTS

Performance




RESULTS





RESULTS



HW 2.5

FSD

SUMMARY

S L A

Completely optimized SOC from scratch Outstanding Perf/W for Tesla's networks with NNA Enables full redundancy at optimal cost You can own one today

FSD Computer will help enable new safety and autonomy levels of the future

SIMPLE - POWERFUL - EFFICIENT