

Hot Chips 2019

Eitan Medina

Aug 2019



- Training and Inference requirement differences
- Goya Inference Processor Architecture
- Gaudi Training Processor Architecture
- Gaudi Scale Out Solution



Performance
Power Efficiency
Programmability
Cost

| Attribute | Training | Inference |
|--------------------|-------------------|---------------------|
| Performance Metric | Time (Throughput) | Throughput, Latency |
| Memory Capacity | High | Medium |
| Scale-out | Aggressive (100s) | No/Moderate (1s) |
| Data Types | FP | Integer + FP |



Purpose-Built for AI **Inference**

Purpose-Built for AI **Training**

GOYA™



Available


GAUDI™



Sampling


GOYA™

AI Inference Processor





- Heterogenous compute architecture
 - 3 Engines: TPC, GEMM and DMA
 - Work concurrently using a shared SRAM
- Tensor Processor Core (TPC™)
 - VLIW SIMD vector core
 - C-programmable
- GEMM operations engine
- Tensor addressing
- Robust to any address stride
- Latency hiding capabilities
- PCIe Gen4.0 x16
- 2 DDR4 channels @ 2.667 GT/s, 40GB/s BW, 16GB capacity
- Dedicated HW and TPC ISA for special functions acceleration (e.g. Sigmoid/GeLU, Tanh)
- Mixed-precision data types: FP32, INT32, INT16, INT8, UINT32, UINT16, UINT8



TSMC – 16nm




- Mixed-Precision architecture
- Accuracy-loss tolerance:
 - Controlled by user through our software API in compile time
- ResNet-50 example:
 - Int-8: negligible accuracy loss (0.4%)
 - Int-16: no accuracy loss at all (but would reduce throughput)
 - Model was quantized without fine-tuning or retraining

ResNet-50 Accuracy* vs. Data Type

| GPU Reference FP32 | HL-1000 Result INT8 | Diff INT8 | HL-1000 Result INT16 | Diff INT16 |
|--------------------|---------------------|-----------|----------------------|------------|
| 75.7% | 75.3% | -0.4% | 75.7% | 0.0% |


*Top1 accuracy, higher is better



Goya supports models trained on any processor (CPU, GPU, TPU, Gaudi etc.)



ResNet-50 Inference Performance



CPU source: https://simplecore.intel.com/nervana/wp-content/uploads/sites/53/2018/05/IntelAIDC18_Banu_Nagasundaram_Vikram_Saletore_5_24_Final.pdf
GPU source: https://developer.nvidia.com/deep-learning-performance-training-inference#deeplearningperformance_inference



- State of the art Natural Language Understanding model
- BERT & Goya Architecture:
 - All BERT operators - natively supported
 - GEMM & TPCs - fully utilized
 - HW accelerated non-linear functions
- A mixed precision implementation
 - GEMM operations in int16
 - Some operators like Layer-Normalization in FP32
 - Providing excellent accuracy - At most 0.11% loss vs. trained model in FP32
 - Verified on SQuAD 1.1 and MRPC tasks
- Software-managed SRAM – optimizing data movement between memory hierarchies while executing

BERT Inference Performance




Task - Question answering, determining if one sentence is the answer to a second sentence.

Dataset: SQuAD

Topology: BASE; Layers=12; Hidden Size=768; Heads=12; Intermediate Size=3,072; Max Seq Len = 100

BERT LANGUAGE MODEL PERFORMANCE



Goya Configuration:


Hardware: Goya HL-100; CPU Xeon Gold 6152@2.10GHZ
Software: Ubuntu v-16.04.4; SynapseAI v-0.2.0-1173

GPU Configuration:

Hardware: T4; CPU Xeon Gold 6154@3Ghz/16GB/4 VMs
Software: Ubuntu-18.04.2.x86_64-gnu; CUDA Ver 10.1, cudnn7.5; TensorRT-5.1.5.0;

GAUDI™

AI Training Processor






- Performance @ scale
 - High throughput at low batch size
 - High power efficiency
- Enable native Ethernet Scale-out
 - Avoid proprietary interfaces
 - On-chip RDMA over Converged Ethernet (RoCE v2)
 - Reduced system complexity, cost and power
 - Leverage wide availability of standard Ethernet switches
- Promote standard form factors
 - Open Compute Project (OCP) Accelerator Module (OAM)
- SW infrastructure and tools
 - Frameworks and ML compilers support
 - Rich TPC kernel library and user-friendly dev tools to enable optimization/customization


Gaudi Processor Architecture



- Heterogenous compute architecture
 - TPC, GEMM & DMA using a shared SRAM
- VLIW SIMD TPC 2.0 Core (C-programmable)
- GEMM operations engine
- Tensor addressing
- Robust to any address stride
- Latency hiding capabilities
- PCIe Gen4.0 x16
- 4 HBMs: 2GT/s, 32 GB capacity, BW 1 TB/sec
- 10 ports of 100Gb Ethernet, or 20x50 GbE
 - With integrated RDMA over Converged Ethernet (RoCE v2)
- Dedicated HW and TPC ISA for special functions acceleration (e.g. Sigmoid, GeLU, Tanh)
- Mixed-precision data types: FP32, BF16, INT32, INT16, INT8, UINT32, UINT16 and UINT8






TSMC – 16nm



10 x 100GbE

The Only AI
Processor
Integrating
RoCE RDMA






<https://www.linkedin.com/feed/update/urn:li:activity:6541946616734105600>

“This is the problem of distributed computing... by adding more and more servers ROI started to decline and the reason for that is you’re spending too much on communicating... that’s why networking bandwidth is so important”




Over standard Ethernet-based RoCE v2 standard format
.....connecting to Standard Ethernet Switches





- Integrated Compute + Networking
- Parameters, Tensors and sub-tensors transfer over Ethernet
- Advanced Congestion controls
- Supporting Lossless and Lossy fabrics



| Feature | Details |
|-----------------------------|---|
| Port configuration | 10 x 100 Gbps, 20 x 50 Gbps – IEEE802.3cd |
| Low latency | ~ 300ns round trip (back to back connection) |
| PFC (IEEE 802.3bb) | 4 priorities, enables a lossless fabric (lossy fabric is also supported) |
| QoS DCBX/ETS (IEEE 802.1az) | Prevents head-of-the-line blocking in DNN graph distribution over the network |
| Jumbo frames | 8 KB Payloads |
| Congestion control | ECN/DCTCP/TCP CUBIC |
| Congestion avoidance | Rate limiter per flow (QP) |
| VLAN tagging and priority | IEEE 802.3q/802.1p |
| Standard Eth NIC | Support for standard TCP/IP networking over Gaudi Eth ports |



HL-205: Mezzanine Card




| | |
|------------------------------|--|
| Processor Technology | Gaudi HL-2000 |
| Host Interface | PCIe Gen 4.0 X 16 |
| Memory | 32GB HBM2 |
| Memory Bandwidth | 1TB/s |
| ECC Protected | Yes |
| Max Power Consumption | 300W |
| Interconnect | 2Tbps: 20 56Gbps PAM4 Tx/Rx Serdes (RoCE RDMA 10x100GbE or 20 x 50GbE/25GbE) |
| Form Factor and SKUs | HL-205: OCP Accelerator Module 0.9 spec compliant. |

HLS-1: 8 Gaudi System



| | |
|------------------------------|--|
| AI Processors | 8X Gaudi (8x HL-205) |
| Host Interface | 4 ports of x16 PCIe Gen 4.0 |
| Memory | 256GB HBM2 |
| Memory Bandwidth | 8TB/s |
| ECC Protected | Yes |
| Max power Consumption | 3 kW |
| Scale-out Interface | 24 X 100Gbps RoCE v2 RDMA Ethernet ports (6 x QSFP-DD) |
| System Dimensions | 19", 3U height |
| Operating Temp | 5C to 35C [41F to 95F] |






For your application—

- Choose the ratio of CPUs to Gaudis
- # of Gaudis per rack
- Your rack power limit
- Your Cluster size


Buy HLS-1 OR design your own






DGX

- NVLink: GPU with proprietary interfaces
- Blocking internal interconnect
- Using Ethernet/IB RDMA NICs
- Management & Scale-out bottleneck over PCIe




DGX-2 Connectivity



HLS-1

- Gaudi: on-chip compute + Standard RDMA RoCE
- Non-blocking, all-2-all internal interconnect
- 24 x 100GbE RDMA RoCE for scale-out
- Separate PCIe ports for external Host CPU traffic





Fits existing Servers




HL-200: PCIe Card



Gaudi Topologies for scaling Different Training Models





Data Parallelism



- Hierarchical reduction with full throughput
- Easily scaled up and out


Model Parallelism




- Huge bandwidth between model-parallel workers
- 80 x100GbE RoCE for every 8 Gaudis



- DGX-2 Limitation: Scaling GPUs beyond **16** has huge bottleneck
- Goal: Support model parallelism with **many** workers @ full throughput
- Example: **64** Gaudi system, fully connected with a single networking hop



- 128-Gaudi system (16 systems of 8-Gaudi) is also possible, with 10 switches





Throughput

Accelerate Training
Boost Productivity
Save Energy

Designed to Scale

Unlimited Scale
Standards Based
No Proprietary Lock-in

Thank You

See the Gaudi & Goya Demos outside!