## **HW/SW Programmable Engine:**

**Domain Specific Architecture for Project Everest** 


Juanjo Noguera, Goran Bilski, Jan Langer, Baris Ozgul, Tim Tuan, David Clarke, Peter McColgan, Sneha Date, Zachary Dickman, Pedro Duarte, Stephan Munz, Jose Marques, Sridhar Subramanian, Saurabh Mathur, Malav P. Shah, Chris Dick, Paul Newson, Kaushik Barman, Ramon Uribe, Helen Tarn, Engin Tunali, Richard Walke, Vinod Kathail, Shail Aditya Gupta, Akella Sastry, Mukund Sivaraman, Rishi Surendran, Abraham Lee, Chia-Jui Hsu, Kumud Bhandari, Jack Lo, Kristof Denolf, Phil James-Roxby, Samuel Bayliss, Kees Vissers, Ralph Wittig, Gaurav Singh

21st August 2018




## **Heterogenous Computing Architecture**

#### **Everest Heterogeneous Architecture**



- > Compute Efficiency
- > Reduced Power
- > Software Programmable

# Application-Level Performance Enabled by SW Programmable Engine



7nm Everest is the First Product to Integrate this New Architecture

Tape Out in 2018




## **Everest Architecture Block Diagram**

#### **SW Programmable Engine**

- Domain Specific Architecture
- Hardened 7nm technology
- Throughput-oriented, low-latency

#### **Programmable Logic**

- 'Soft' logic
- Flexibility
- Custom memory hierarchy




Chips with Different Implementations of the Architecture will be Announced Shortly



## Market Requirements and Trends: Data Center

#### **Increasing Compute**


**Lower Latency Requirements** 



Source: Canziani et. al, "An Analysis of Deep Neural Network Models for Practical Applications" https://arxiv.org/abs/1605.07678


#### **Heterogeneous Workloads**

ML Becoming an Essential Part of Data Processing





## **ML** Inference on Heterogenous Architecture




<sup>\*</sup>Figure credit: https://en.wikipedia.org/wiki/Convolutional\_neural\_network



## Market Requirements and Trends: Wireless 5G


# 5G Complexity is 100X that of 4G Still Evolving Standard



ETRI RWS-150029, 5G Vision and Enabling Technologies: ETRI Perspective 3GPP RAN Workshop Phoenix, Dec. 2015 http://www.3gpp.org/ftp/tsg\_ran/TSG\_RAN/TSGR\_70/Docs


#### **New Technologies in 5G**

- > Massive MIMO
- > Multiple antenna, frequency bands
- > Changing functional partitioning





## **5G Wireless on Heterogenous Architecture**






## **Architecture Overview**






### **Tile-Based Architecture**



## **Tile-Based Architecture (Continued)**



#### Modular and scalable architecture

- Instantiate multiple tiles for more compute
- 10's-100's Instances\*

\*Device Specific

**Distributed memory hierarchy**Maximize memory bandwidth

#### Increase in compute, memory and communication bandwidth Vector Vector Vector Core Core Core Vector Vector Vector < Core Core Core Vector Vector Vector Core Core Core

**Massive multi-core engines** 

**Architectural Focus**: Deterministic Performance & Low Latency




## Data Movement Architecture: Examples (1/2)


1 Dataflow Pipeline




2 Dataflow Graph



Overlap Compute and Communication




3 Streaming Multicast






## Data Movement Architecture: Examples (2/2)


4 Non-neighbor communication



5 Cascade streaming




#### **Physical Mapping**






## **Device Integration**



Up to TB/s of bandwidth between Software PE and PL\*


\*Device Specific



Clock-domain crossing (CDC) between PL & Software PE clocks



## Data Movement Architecture: Examples PL Integration



## **Programming Environment**







## **Programming Environment**

### **Full Device Programming Solution**


Fully Integrated with Tools for Other Everest Fabrics







## **Complete Software Development Stack**



1 Full SW Programming Tool Chain

(Single-Core and Multi-Core)

IDE

Compiler

Debugger

Performance Analysis

Performance-Optimized
Software Libraries
(Examples)

Wireless 4G/5G Library

ML (BLAS) Library

Vision Library

Run-Time Software (Examples)

**Error Management** 

Memory Management

Boot + Configuration

Power/Thermal Management




## High-level Software Compiler for ML Inference

#### **Users Working at ML Framework Level**

Users don't directly program Software PE

#### **Seamless Migration**

- Same experience as 16nm devices
- Current models continue to work






## **Application Results**





### Kernel-Level Performance: ML and Wireless 5G

#### **Vector Processor Efficiency**



High Compute Efficiency for Key Functions in ML and Wireless 5G



## Software Programmable Engine: Summary

Application-level Performance Enabled by SW Programmable Engine



#### **Compute Efficiency**

- > Domain specific architecture
- > Increase in compute density
- > Xilinx 7nm Everest

#### **Heterogenous Architecture**

- > High-throughput, low-latency
- > PL flexibility
- > Custom memory hierarchy

#### **Multiple Applications**

- > ML Inference for Cloud DC
- > Wireless 5G: Radio, Baseband
- > ADAS/AD embedded vision
- > Wired: DOCSIS cable access

#### **SW Programmable**

- > SW programmable (e.g., C/C++)
- > Compile, execute, debug
- > Optimized software libraries





#### **KEYNOTE**

# Adaptable Intelligence: The Next Computing Era

Victor Peng, Xilinx CEO

AUGUST 21<sup>ST</sup> @11:45 A.M.



Connect • Learn • Share

XDF connects software developers and system designers to the deep expertise of Xilinx engineers, partners, and industry leaders.

Silicon Valley October 1-2

Learn More www.xilinx.com/xdf



# Adaptable. Intelligent.



